T 52100 40300 5 10 1 1 0 6 1
pageof=??
}
-C 45600 41400 1 0 0 wb430-1.sym
+N 42600 42900 42600 44000 4
+N 42800 42100 42400 42100 4
+N 42400 42100 42400 44500 4
+N 42200 44900 42200 41700 4
+N 42200 41700 42800 41700 4
+N 42800 42900 42600 42900 4
+C 53800 43200 1 0 1 crystal-1.sym
{
-T 48300 50300 5 10 1 1 0 3 1
-refdes=AtoI
-T 48300 49900 5 10 1 1 0 3 1
-footprint=SEMPAC_12x12_100A.fp
-}
-C 41000 42100 1 0 0 m25pe80-1.sym
-{
-T 42700 45500 5 10 0 0 0 0 1
-footprint=SO8
-T 42000 44600 5 10 1 1 0 3 1
-refdes=U100
-}
-N 45600 45300 43200 45300 4
-N 43200 45300 43200 45900 4
-N 43200 45900 40800 45900 4
-N 40800 45900 40800 44800 4
-N 41000 44000 40600 44000 4
-N 40600 44000 40600 46100 4
-N 40600 46100 45600 46100 4
-N 40400 46500 45600 46500 4
-N 40400 46500 40400 43600 4
-N 40400 43600 41000 43600 4
-N 41000 44800 40800 44800 4
-C 44700 41600 1 0 0 crystal-1.sym
-{
-T 44900 42100 5 10 0 0 0 0 1
+T 53600 43700 5 10 0 0 0 6 1
device=CRYSTAL
-T 45000 41800 5 10 1 1 0 0 1
+T 53500 43400 5 10 1 1 0 6 1
refdes=U?
-T 44900 42300 5 10 0 0 0 0 1
+T 53600 43900 5 10 0 0 0 6 1
symversion=0.1
-T 45300 41700 5 10 0 0 0 0 1
+T 53200 43300 5 10 0 0 0 6 1
footprint=XXX
}
-N 43000 44800 43600 44800 4
-N 43600 44800 43600 45700 4
-N 43600 45700 45600 45700 4
-N 45600 47700 40400 47700 4
+N 44800 42900 45400 42900 4
+N 45400 42900 45400 44100 4
+N 43900 46100 40400 46100 4
{
-T 40600 47700 5 10 1 1 0 0 1
+T 40600 46100 5 10 1 1 0 0 1
netname=IRQ
}
-C 40500 47600 1 0 0 flag-2.sym
-N 45600 49300 40400 49300 4
+C 40500 46000 1 0 0 flag-2.sym
+N 41900 47700 40400 47700 4
{
-T 40500 49300 5 10 1 1 0 0 1
+T 40500 47700 5 10 1 1 0 0 1
netname=SPI1_MISO
}
-N 45600 49700 40400 49700 4
+N 41900 48100 40400 48100 4
{
-T 40500 49700 5 10 1 1 0 0 1
+T 40500 48100 5 10 1 1 0 0 1
netname=SPI1_MOSI
}
-N 45600 50100 40400 50100 4
+N 41900 48500 40400 48500 4
{
-T 40500 50100 5 10 1 1 0 0 1
+T 40500 48500 5 10 1 1 0 0 1
netname=SPI1_SCLK
}
-C 40500 49200 1 0 0 flag-2.sym
-C 40500 49600 1 0 0 flag-2.sym
-C 40500 50000 1 0 0 flag-2.sym
-C 42600 47800 1 0 1 jumper-3.sym
+C 40500 47600 1 0 0 flag-2.sym
+C 40500 48000 1 0 0 flag-2.sym
+C 40500 48400 1 0 0 flag-2.sym
+C 43800 46600 1 0 1 jumper-3.sym
{
-T 42700 49700 5 8 0 0 0 6 1
+T 43900 48500 5 8 0 0 0 6 1
device=JUMPER-1xUM
-T 42500 48400 5 10 1 1 0 6 1
+T 43700 47200 5 10 1 1 0 6 1
refdes=J?
-T 42500 48700 5 10 0 1 0 6 1
+T 43700 47500 5 10 0 1 0 6 1
value=JMP
-T 42500 47600 5 8 0 1 0 6 1
+T 43700 46400 5 8 0 1 0 6 1
footprint=1x3PIN
}
-C 41800 47800 1 0 0 gnd-1.sym
+C 43000 46600 1 0 0 gnd-1.sym
{
-T 41900 47950 5 10 1 1 0 6 1
+T 43100 46750 5 10 1 1 0 6 1
net=AVSS:1
}
-N 42200 47900 42200 48100 4
-N 42200 48100 41900 48100 4
-C 42800 48000 1 0 0 resistor-1.sym
+N 43400 46700 43400 46900 4
+N 43400 46900 43100 46900 4
+C 44000 46800 1 0 0 resistor-1.sym
{
-T 43100 48400 5 10 0 0 0 0 1
+T 44300 47200 5 10 0 0 0 0 1
device=RESISTOR
-T 42800 48200 5 10 1 1 0 0 1
+T 44000 47000 5 10 1 1 0 0 1
refdes=R?
-T 43300 48200 5 10 1 1 0 0 1
+T 44500 47000 5 10 1 1 0 0 1
value=100k
}
-N 42800 48100 42600 48100 4
-N 43700 48100 45600 48100 4
-C 41700 48300 1 0 0 generic-power.sym
+N 44000 46900 43800 46900 4
+C 42900 47100 1 0 0 generic-power.sym
{
-T 41900 48550 5 10 1 1 0 3 1
+T 43100 47350 5 10 1 1 0 3 1
net=DVdd_ns430
}
-N 42200 48300 41900 48300 4
-C 41800 45500 1 0 0 generic-power.sym
+N 43400 47100 43100 47100 4
+C 43600 43600 1 0 0 generic-power.sym
{
-T 42000 45750 5 10 1 1 0 3 1
+T 43800 43650 5 10 1 1 0 0 1
net=AVdd_dev
}
-C 41900 41800 1 0 0 gnd-1.sym
+C 43700 40300 1 0 0 gnd-1.sym
{
-T 42000 41950 5 10 1 1 0 6 1
+T 43800 40450 5 10 1 1 0 6 1
net=AVSS:1
}
-C 52500 48400 1 90 0 jumper.sym
+C 54100 46800 1 90 0 jumper.sym
{
-T 51900 48600 5 10 1 1 0 0 1
+T 53500 47000 5 10 1 1 0 0 1
refdes=J?
-T 52300 48700 5 8 0 1 90 0 1
+T 53900 47100 5 8 0 1 90 0 1
footprint=JMP_2PIN
-T 50400 48500 5 8 0 0 90 0 1
+T 52000 46900 5 8 0 0 90 0 1
symversion=1.0
-T 52200 48700 5 8 0 1 90 0 1
+T 53800 47100 5 8 0 1 90 0 1
value=Jumper
-T 50200 48500 5 8 0 0 90 0 1
+T 51800 46900 5 8 0 0 90 0 1
value=jumper
}
-N 51800 48500 51000 48500 4
-N 52400 48500 53600 48500 4
+N 53400 46900 52900 46900 4
+N 54000 46900 54700 46900 4
{
-T 52900 48500 5 10 1 1 0 0 1
+T 54200 46900 5 10 1 1 0 0 1
netname=RST
}
-N 44400 44500 45600 44500 4
+N 52900 46100 54400 46100 4
{
-T 44700 44500 5 10 1 1 0 0 1
+T 53500 46100 5 10 1 1 0 0 1
netname=RST
}
-C 45000 51800 1 0 1 jumper-3.sym
+C 44100 50600 1 0 1 jumper-3.sym
{
-T 45100 53700 5 8 0 0 0 6 1
+T 44200 52500 5 8 0 0 0 6 1
device=JUMPER-1xUM
-T 44900 52700 5 10 0 1 0 6 1
+T 44000 51500 5 10 0 1 0 6 1
value=JMP
-T 44900 51600 5 8 0 1 0 6 1
+T 44000 50400 5 8 0 1 0 6 1
footprint=1x3PIN
-T 44900 52400 5 10 1 1 0 6 1
+T 44000 51200 5 10 1 1 0 6 1
refdes=J?
}
-C 44200 51800 1 0 0 gnd-1.sym
+C 43300 50600 1 0 0 gnd-1.sym
{
-T 44300 51950 5 10 1 1 0 6 1
+T 43400 50750 5 10 1 1 0 6 1
net=AVSS:1
}
-N 44600 51900 44600 52100 4
-N 44600 52100 44300 52100 4
-C 44100 52300 1 0 0 generic-power.sym
+N 43700 50700 43700 50900 4
+N 43700 50900 43400 50900 4
+C 43200 51100 1 0 0 generic-power.sym
{
-T 44300 52550 5 10 1 1 0 3 1
+T 43400 51350 5 10 1 1 0 3 1
net=DVdd_ns430
}
-N 44600 52300 44300 52300 4
-N 45000 52100 45600 52100 4
-C 44400 40700 1 0 0 capacitor-3.sym
+N 43700 51100 43400 51100 4
+C 54100 42300 1 0 1 capacitor-3.sym
{
-T 44400 41700 5 10 0 0 0 0 1
+T 54100 43300 5 10 0 0 0 6 1
device=CAPACITOR
-T 44700 41300 5 10 1 1 0 0 1
+T 53800 42900 5 10 1 1 0 6 1
refdes=C?
-T 44400 41900 5 10 0 0 0 0 1
+T 54100 43500 5 10 0 0 0 6 1
symversion=0.1
-T 44700 40900 5 10 1 1 0 0 1
+T 53800 42500 5 10 1 1 0 6 1
value=12.5p
}
-C 45300 40700 1 0 0 capacitor-3.sym
+C 53200 42300 1 0 1 capacitor-3.sym
{
-T 45300 41700 5 10 0 0 0 0 1
+T 53200 43300 5 10 0 0 0 6 1
device=CAPACITOR
-T 45600 41300 5 10 1 1 0 0 1
+T 52900 42900 5 10 1 1 0 6 1
refdes=C?
-T 45300 41900 5 10 0 0 0 0 1
+T 53200 43500 5 10 0 0 0 6 1
symversion=0.1
-T 45600 40900 5 10 1 1 0 0 1
+T 52900 42500 5 10 1 1 0 6 1
value=12.5p
}
-C 44600 42000 1 0 0 resistor-1.sym
+C 53900 43600 1 0 1 resistor-1.sym
{
-T 44900 42400 5 10 0 0 0 0 1
+T 53600 44000 5 10 0 0 0 6 1
device=RESISTOR
-T 44700 42200 5 10 1 1 0 0 1
+T 53800 43800 5 10 1 1 0 6 1
refdes=R?
-T 45200 42200 5 10 1 1 0 0 1
+T 53300 43800 5 10 1 1 0 6 1
value=2M
}
-C 45100 40400 1 0 0 gnd-1.sym
+C 53400 42000 1 0 1 gnd-1.sym
{
-T 45200 40550 5 10 1 1 0 6 1
+T 53300 42150 5 10 1 1 0 0 1
net=AVSS:1
}
-N 44600 40700 45500 40700 4
-N 44600 41600 44600 42500 4
-N 44700 41700 44600 41700 4
-N 45500 42100 45500 41600 4
-N 45500 41700 45400 41700 4
-C 43200 43200 1 0 0 crystal-1.sym
+N 53900 42300 53000 42300 4
+N 53900 43200 53900 44100 4
+N 53800 43300 53900 43300 4
+N 53000 43700 53000 43200 4
+N 53000 43300 53100 43300 4
+C 55300 44500 1 0 1 crystal-1.sym
{
-T 43400 43700 5 10 0 0 0 0 1
+T 55100 45000 5 10 0 0 0 6 1
device=CRYSTAL
-T 43400 43900 5 10 0 0 0 0 1
+T 55100 45200 5 10 0 0 0 6 1
symversion=0.1
-T 43800 43300 5 10 0 0 0 0 1
+T 54700 44600 5 10 0 0 0 6 1
footprint=XXX
-T 43700 43400 5 10 1 1 0 0 1
+T 54800 44700 5 10 1 1 0 6 1
refdes=U?
}
-C 42900 42300 1 0 0 capacitor-3.sym
+C 55600 43600 1 0 1 capacitor-3.sym
{
-T 42900 43300 5 10 0 0 0 0 1
+T 55600 44600 5 10 0 0 0 6 1
device=CAPACITOR
-T 42900 43500 5 10 0 0 0 0 1
+T 55600 44800 5 10 0 0 0 6 1
symversion=0.1
-T 43200 42900 5 10 1 1 0 0 1
+T 55300 44200 5 10 1 1 0 6 1
refdes=C?
-T 43200 42500 5 10 1 1 0 0 1
+T 55300 43800 5 10 1 1 0 6 1
value=12.5p
}
-C 43800 42300 1 0 0 capacitor-3.sym
+C 54700 43600 1 0 1 capacitor-3.sym
{
-T 43800 43300 5 10 0 0 0 0 1
+T 54700 44600 5 10 0 0 0 6 1
device=CAPACITOR
-T 43800 43500 5 10 0 0 0 0 1
+T 54700 44800 5 10 0 0 0 6 1
symversion=0.1
-T 44100 42900 5 10 1 1 0 0 1
+T 54400 44200 5 10 1 1 0 6 1
refdes=C?
-T 44100 42500 5 10 1 1 0 0 1
+T 54400 43800 5 10 1 1 0 6 1
value=12.5p
}
-C 43100 43600 1 0 0 resistor-1.sym
+C 55400 44900 1 0 1 resistor-1.sym
{
-T 43400 44000 5 10 0 0 0 0 1
+T 55100 45300 5 10 0 0 0 6 1
device=RESISTOR
-T 43200 43800 5 10 1 1 0 0 1
+T 55300 45100 5 10 1 1 0 6 1
refdes=R?
-T 43700 43800 5 10 1 1 0 0 1
+T 54800 45100 5 10 1 1 0 6 1
value=2M
}
-C 43600 42000 1 0 0 gnd-1.sym
+C 54900 43300 1 0 1 gnd-1.sym
{
-T 43700 42150 5 10 1 1 0 6 1
+T 54800 43450 5 10 1 1 0 0 1
net=AVSS:1
}
-N 43100 42300 44000 42300 4
-N 43100 43200 43100 44000 4
-N 43200 43300 43100 43300 4
-N 44000 43700 44000 43200 4
-N 44000 43300 43900 43300 4
-N 45600 42100 45500 42100 4
-N 44600 42500 45600 42500 4
-N 45600 43300 44000 43300 4
-N 45600 43700 45400 43700 4
-N 45400 43700 45400 44000 4
-N 45400 44000 43100 44000 4
-C 44500 44400 1 0 0 flag-2.sym
-C 45200 42600 1 0 0 gnd-1.sym
-{
-T 45300 42750 5 10 1 1 0 6 1
+N 55400 43600 54500 43600 4
+N 55400 44500 55400 45300 4
+N 55300 44600 55400 44600 4
+N 54500 45000 54500 44500 4
+N 54500 44600 54600 44600 4
+N 52900 43700 53000 43700 4
+N 53900 44100 52900 44100 4
+N 55400 45300 52900 45300 4
+C 53400 46000 1 0 0 flag-2.sym
+C 53300 44200 1 0 1 gnd-1.sym
+{
+T 53200 44350 5 10 1 1 0 0 1
net=AVSS:1
}
-N 45300 42900 45600 42900 4
-N 44600 41900 44000 41900 4
-N 44000 41900 44000 41400 4
-N 44000 41400 40400 41400 4
+N 53200 44500 52900 44500 4
+N 55800 42500 54700 42500 4
{
-T 40600 41400 5 10 1 1 0 0 1
+T 54900 42500 5 10 1 1 0 0 1
netname=HFXT
}
-C 40500 41300 1 0 0 flag-2.sym
+C 54800 42400 1 0 0 flag-2.sym
+N 54500 44900 52900 44900 4
+C 47500 43000 1 0 0 wb430-1.sym
+{
+T 50200 48700 5 10 1 1 0 3 1
+refdes=AtoI
+T 50200 48300 5 10 1 1 0 3 1
+footprint=SEMPAC_12x12_100A.fp
+}
+C 42800 40600 1 0 0 m25pe80-1.sym
+{
+T 44500 43600 5 10 0 0 0 0 1
+footprint=SO8
+T 43800 42700 5 10 1 1 0 3 1
+refdes=U?
+}
+C 41600 42500 1 0 0 generic-power.sym
+{
+T 41800 42750 5 10 1 1 0 3 1
+net=AVdd_dev
+}
+N 41800 42500 42800 42500 4
+N 42800 41300 41700 41300 4
+{
+T 41900 41300 5 10 1 1 0 0 1
+netname=RST
+}
+C 47100 48400 1 90 0 jumper.sym
+{
+T 46500 48600 5 10 1 1 0 0 1
+refdes=J?
+T 46900 48700 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 48500 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 48700 5 8 0 1 90 0 1
+value=Jumper
+T 44800 48500 5 8 0 0 90 0 1
+value=jumper
+}
+C 47100 48000 1 90 0 jumper.sym
+{
+T 46500 48200 5 10 1 1 0 0 1
+refdes=J?
+T 46900 48300 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 48100 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 48300 5 8 0 1 90 0 1
+value=Jumper
+T 44800 48100 5 8 0 0 90 0 1
+value=jumper
+}
+C 47100 47600 1 90 0 jumper.sym
+{
+T 46500 47800 5 10 1 1 0 0 1
+refdes=J?
+T 46900 47900 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 47700 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 47900 5 8 0 1 90 0 1
+value=Jumper
+T 44800 47700 5 8 0 0 90 0 1
+value=jumper
+}
+C 47100 47200 1 90 0 jumper.sym
+{
+T 46500 47400 5 10 1 1 0 0 1
+refdes=J?
+T 46900 47500 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 47300 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 47500 5 8 0 1 90 0 1
+value=Jumper
+T 44800 47300 5 8 0 0 90 0 1
+value=jumper
+}
+C 47100 46800 1 90 0 jumper.sym
+{
+T 46500 47000 5 10 1 1 0 0 1
+refdes=J?
+T 46900 47100 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 46900 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 47100 5 8 0 1 90 0 1
+value=Jumper
+T 44800 46900 5 8 0 0 90 0 1
+value=jumper
+}
+C 47100 46400 1 90 0 jumper.sym
+{
+T 46500 46600 5 10 1 1 0 0 1
+refdes=J?
+T 46900 46700 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 46500 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 46700 5 8 0 1 90 0 1
+value=Jumper
+T 44800 46500 5 8 0 0 90 0 1
+value=jumper
+}
+C 47100 48800 1 90 0 jumper.sym
+{
+T 46900 49100 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 48900 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 49100 5 8 0 1 90 0 1
+value=Jumper
+T 44800 48900 5 8 0 0 90 0 1
+value=jumper
+T 46500 49000 5 10 1 1 0 0 1
+refdes=J?
+}
+C 47100 45600 1 90 0 jumper.sym
+{
+T 46500 45800 5 10 1 1 0 0 1
+refdes=J?
+T 46900 45900 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 45700 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 45900 5 8 0 1 90 0 1
+value=Jumper
+T 44800 45700 5 8 0 0 90 0 1
+value=jumper
+}
+C 47100 45200 1 90 0 jumper.sym
+{
+T 46500 45400 5 10 1 1 0 0 1
+refdes=J?
+T 46900 45500 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 45300 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 45500 5 8 0 1 90 0 1
+value=Jumper
+T 44800 45300 5 8 0 0 90 0 1
+value=jumper
+}
+C 47100 46000 1 90 0 jumper.sym
+{
+T 46500 46200 5 10 1 1 0 0 1
+refdes=J?
+T 46900 46300 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 46100 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 46300 5 8 0 1 90 0 1
+value=Jumper
+T 44800 46100 5 8 0 0 90 0 1
+value=jumper
+}
+C 47100 44800 1 90 0 jumper.sym
+{
+T 46900 45100 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 44900 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 45100 5 8 0 1 90 0 1
+value=Jumper
+T 44800 44900 5 8 0 0 90 0 1
+value=jumper
+T 46500 45000 5 10 1 1 0 0 1
+refdes=J?
+}
+C 47100 44000 1 90 0 jumper.sym
+{
+T 46900 44300 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 44100 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 44300 5 8 0 1 90 0 1
+value=Jumper
+T 44800 44100 5 8 0 0 90 0 1
+value=jumper
+T 46500 44200 5 10 1 1 0 0 1
+refdes=J?
+}
+C 47100 43600 1 90 0 jumper.sym
+{
+T 46900 43900 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 43700 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 43900 5 8 0 1 90 0 1
+value=Jumper
+T 44800 43700 5 8 0 0 90 0 1
+value=jumper
+T 46500 43800 5 10 1 1 0 0 1
+refdes=J?
+}
+C 47100 44400 1 90 0 jumper.sym
+{
+T 46900 44700 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 44500 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 44700 5 8 0 1 90 0 1
+value=Jumper
+T 44800 44500 5 8 0 0 90 0 1
+value=jumper
+T 46500 44600 5 10 1 1 0 0 1
+refdes=J?
+}
+N 47000 48500 47500 48500 4
+N 47000 48100 47500 48100 4
+N 47000 47700 47500 47700 4
+N 47000 47300 47500 47300 4
+N 47000 46900 47500 46900 4
+N 47000 46500 47500 46500 4
+N 47000 49300 47500 49300 4
+N 47000 48900 47500 48900 4
+N 47000 49700 47500 49700 4
+N 47000 45700 47500 45700 4
+N 47000 45300 47500 45300 4
+N 47000 46100 47500 46100 4
+N 47000 44900 47500 44900 4
+N 47000 44100 47500 44100 4
+N 47000 43700 47500 43700 4
+N 47000 44500 47500 44500 4
+C 47100 49200 1 90 0 jumper.sym
+{
+T 46900 49500 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 49300 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 49500 5 8 0 1 90 0 1
+value=Jumper
+T 44800 49300 5 8 0 0 90 0 1
+value=jumper
+T 46500 49400 5 10 1 1 0 0 1
+refdes=J?
+}
+C 47100 49600 1 90 0 jumper.sym
+{
+T 46900 49900 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 45000 49700 5 8 0 0 90 0 1
+symversion=1.0
+T 46800 49900 5 8 0 1 90 0 1
+value=Jumper
+T 44800 49700 5 8 0 0 90 0 1
+value=jumper
+T 46500 49800 5 10 1 1 0 0 1
+refdes=J?
+}
+C 54100 50000 1 90 0 jumper.sym
+{
+T 53900 50300 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 52000 50100 5 8 0 0 90 0 1
+symversion=1.0
+T 53800 50300 5 8 0 1 90 0 1
+value=Jumper
+T 51800 50100 5 8 0 0 90 0 1
+value=jumper
+T 53500 50200 5 10 1 1 0 0 1
+refdes=J?
+}
+C 54100 50400 1 90 0 jumper.sym
+{
+T 53900 50700 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 52000 50500 5 8 0 0 90 0 1
+symversion=1.0
+T 53800 50700 5 8 0 1 90 0 1
+value=Jumper
+T 51800 50500 5 8 0 0 90 0 1
+value=jumper
+T 53500 50600 5 10 1 1 0 0 1
+refdes=J?
+}
+N 53400 50100 52900 50100 4
+N 53400 50500 52900 50500 4
+C 54100 48800 1 90 0 jumper.sym
+{
+T 53900 49100 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 52000 48900 5 8 0 0 90 0 1
+symversion=1.0
+T 53800 49100 5 8 0 1 90 0 1
+value=Jumper
+T 51800 48900 5 8 0 0 90 0 1
+value=jumper
+T 53500 49000 5 10 1 1 0 0 1
+refdes=J?
+}
+C 54100 49200 1 90 0 jumper.sym
+{
+T 53900 49500 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 52000 49300 5 8 0 0 90 0 1
+symversion=1.0
+T 53800 49500 5 8 0 1 90 0 1
+value=Jumper
+T 51800 49300 5 8 0 0 90 0 1
+value=jumper
+T 53500 49400 5 10 1 1 0 0 1
+refdes=J?
+}
+C 54100 48000 1 90 0 jumper.sym
+{
+T 53900 48300 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 52000 48100 5 8 0 0 90 0 1
+symversion=1.0
+T 53800 48300 5 8 0 1 90 0 1
+value=Jumper
+T 51800 48100 5 8 0 0 90 0 1
+value=jumper
+T 53500 48200 5 10 1 1 0 0 1
+refdes=J?
+}
+C 54100 48400 1 90 0 jumper.sym
+{
+T 53900 48700 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 52000 48500 5 8 0 0 90 0 1
+symversion=1.0
+T 53800 48700 5 8 0 1 90 0 1
+value=Jumper
+T 51800 48500 5 8 0 0 90 0 1
+value=jumper
+T 53500 48600 5 10 1 1 0 0 1
+refdes=J?
+}
+C 54100 47600 1 90 0 jumper.sym
+{
+T 53900 47900 5 8 0 1 90 0 1
+footprint=JMP_2PIN
+T 52000 47700 5 8 0 0 90 0 1
+symversion=1.0
+T 53800 47900 5 8 0 1 90 0 1
+value=Jumper
+T 51800 47700 5 8 0 0 90 0 1
+value=jumper
+T 53500 47800 5 10 1 1 0 0 1
+refdes=J?
+}
+N 53400 48900 52900 48900 4
+N 53400 49300 52900 49300 4
+N 53400 48100 52900 48100 4
+N 53400 48500 52900 48500 4
+N 53400 47700 52900 47700 4
+N 46400 44100 45400 44100 4
+N 46400 44500 42400 44500 4
+N 46400 44900 42200 44900 4
+N 46400 43700 45000 43700 4
+N 45000 43700 45000 44000 4
+N 45000 44000 42600 44000 4
+N 40400 50500 47500 50500 4
+{
+T 40500 50500 5 10 1 1 0 0 1
+netname=INT_SPI
+}
+C 40500 50400 1 0 0 flag-2.sym
+C 44300 50800 1 0 0 resistor-1.sym
+{
+T 44600 51200 5 10 0 0 0 0 1
+device=RESISTOR
+T 44300 51000 5 10 1 1 0 0 1
+refdes=R?
+T 44800 51000 5 10 1 1 0 0 1
+value=100k
+}
+N 44300 50900 44100 50900 4
T 48200 42800 5 10 0 0 0 0 1
footprint=QFN_24N__ADI
T 45400 47100 5 10 1 1 0 3 1
-refdes=U205
+refdes=U204
}
N 46600 47300 46400 47300 4
C 44000 44400 1 0 1 resistor-3.sym
{
T 43800 45000 5 10 1 1 0 6 1
-refdes=R210
+refdes=R212
T 43700 44700 5 10 1 1 0 6 1
value=1k
}
T 46900 47600 5 10 0 0 0 0 1
slot=2
T 47400 49300 5 10 1 1 0 0 1
-refdes=U204
+refdes=U202b
T 48000 49200 5 10 1 0 0 0 1
slot=2
T 48000 48600 5 10 1 1 0 0 1
T 49400 52500 5 10 0 0 0 0 1
symversion=0.2
T 47400 51400 5 10 1 1 0 0 1
-refdes=U203
+refdes=U202a
T 48000 51300 5 10 1 0 0 0 1
slot=1
T 48000 50700 5 10 1 1 0 0 1
C 47500 51900 1 270 1 resistor-3.sym
{
T 48300 52100 5 10 1 1 0 6 1
-refdes=R205
+refdes=R208
T 47800 52100 5 10 1 1 0 6 1
value=18k
}
C 46200 51900 1 270 1 resistor-3.sym
{
T 47000 52100 5 10 1 1 0 6 1
-refdes=R204
+refdes=R205
T 46500 52100 5 10 1 1 0 6 1
value=2k
}
C 47500 49900 1 270 1 resistor-3.sym
{
T 48300 50100 5 10 1 1 0 6 1
-refdes=R209
+refdes=R211
T 47800 50100 5 10 1 1 0 6 1
value=18k
}
C 46200 49900 1 270 1 resistor-3.sym
{
T 47000 50100 5 10 1 1 0 6 1
-refdes=R207
+refdes=R209
T 46500 50100 5 10 1 1 0 6 1
value=2k
}
T 42400 46400 5 10 0 0 0 0 1
device=RESISTOR
T 42300 46200 5 10 1 1 0 0 1
-refdes=R206
+refdes=R207
T 42700 46200 5 10 1 1 0 0 1
value=1k
}
C 43300 45000 1 0 1 resistor-3.sym
{
T 43000 45600 5 10 1 1 0 6 1
-refdes=R208
+refdes=R210
T 43000 45300 5 10 1 1 0 6 1
value=1k
}
C 47000 45400 1 0 0 resistor-3.sym
{
T 47200 46000 5 10 1 1 0 0 1
-refdes=R211
+refdes=R213
T 47200 45700 5 10 1 1 0 0 1
value=1k
}
T 41700 47600 5 10 0 0 0 0 1
slot=2
T 42200 49300 5 10 1 1 0 0 1
-refdes=U202
+refdes=U202b
T 42800 49200 5 10 1 0 0 0 1
slot=2
T 42800 48600 5 10 1 1 0 0 1
T 44200 52500 5 10 0 0 0 0 1
symversion=0.2
T 42200 51400 5 10 1 1 0 0 1
-refdes=U201
+refdes=U201a
T 42800 51300 5 10 1 0 0 0 1
slot=1
T 42800 50700 5 10 1 1 0 0 1
C 42300 51900 1 270 1 resistor-3.sym
{
T 43100 52100 5 10 1 1 0 6 1
-refdes=R201
+refdes=R202
T 42600 52100 5 10 1 1 0 6 1
value=18k
}
C 41000 51900 1 270 1 resistor-3.sym
{
T 41800 52100 5 10 1 1 0 6 1
-refdes=R200
+refdes=R201
T 41300 52100 5 10 1 1 0 6 1
value=2k
}
C 42300 49900 1 270 1 resistor-3.sym
{
T 43100 50100 5 10 1 1 0 6 1
-refdes=R203
+refdes=R204
T 42600 50100 5 10 1 1 0 6 1
value=18k
}
C 41000 49900 1 270 1 resistor-3.sym
{
T 41800 50100 5 10 1 1 0 6 1
-refdes=R202
+refdes=R203
T 41300 50100 5 10 1 1 0 6 1
value=2k
}
C 41200 46200 1 270 0 jumper.sym
{
T 41400 46200 5 10 1 1 0 0 1
-refdes=J202
+refdes=J203
T 41400 45900 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 43300 46100 5 8 0 0 270 0 1
C 41200 45800 1 270 0 jumper.sym
{
T 41400 45800 5 10 1 1 0 0 1
-refdes=J203
+refdes=J204
T 41400 45500 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 43300 45700 5 8 0 0 270 0 1
C 48800 51100 1 270 0 jumper.sym
{
T 49000 51100 5 10 1 1 0 0 1
-refdes=J204
+refdes=J205
T 49000 50800 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 50900 51000 5 8 0 0 270 0 1
C 48800 49000 1 270 0 jumper.sym
{
T 49000 49000 5 10 1 1 0 0 1
-refdes=J205
+refdes=J206
T 49000 48700 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 50900 48900 5 8 0 0 270 0 1
C 43600 51100 1 270 0 jumper.sym
{
T 43800 51100 5 10 1 1 0 0 1
-refdes=J200
+refdes=J201
T 43800 50800 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 45700 51000 5 8 0 0 270 0 1
C 43600 49000 1 270 0 jumper.sym
{
T 43800 49000 5 10 1 1 0 0 1
-refdes=J201
+refdes=J202
T 43800 48700 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 45700 48900 5 8 0 0 270 0 1
C 54200 47800 1 270 0 jumper.sym
{
T 54400 47800 5 10 1 1 0 0 1
-refdes=J206
+refdes=J210
T 54400 47500 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 56300 47700 5 8 0 0 270 0 1
C 54200 47400 1 270 0 jumper.sym
{
T 54400 47400 5 10 1 1 0 0 1
-refdes=J207
+refdes=J211
T 54400 47100 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 56300 47300 5 8 0 0 270 0 1
T 56500 47300 5 8 0 0 270 0 1
value=jumper
}
-N 54300 47700 54100 47700 4
-N 54300 47300 54100 47300 4
-N 54100 46500 54700 46500 4
-N 54100 46100 54600 46100 4
-N 54100 45300 54400 45300 4
-N 54100 44900 54700 44900 4
+N 54300 47700 54000 47700 4
+N 54300 47300 54000 47300 4
+N 54000 46500 54700 46500 4
+N 54000 46100 54600 46100 4
+N 54000 45300 54400 45300 4
+N 54000 44900 54700 44900 4
C 52000 42700 1 0 0 gnd-1.sym
{
T 51900 42550 5 10 1 1 0 0 1
C 49200 44600 1 270 0 jumper.sym
{
T 49400 44600 5 10 1 1 0 0 1
-refdes=J212
+refdes=J207
T 49400 44300 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 51300 44500 5 8 0 0 270 0 1
C 49200 44200 1 270 0 jumper.sym
{
T 49400 44200 5 10 1 1 0 0 1
-refdes=J213
+refdes=J208
T 49400 43900 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 51300 44100 5 8 0 0 270 0 1
C 49200 43800 1 270 0 jumper.sym
{
T 49400 43800 5 10 1 1 0 0 1
-refdes=J214
+refdes=J209
T 49400 43500 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 51300 43700 5 8 0 0 270 0 1
C 43200 46600 1 0 1 resistor-3.sym
{
T 42900 47200 5 10 1 1 0 6 1
-refdes=R213
+refdes=R206
T 42900 47000 5 10 1 1 0 6 1
value=10M
T 42900 46800 5 10 1 1 0 6 1
C 47700 44500 1 0 0 resistor-3.sym
{
T 48000 45100 5 10 1 1 0 0 1
-refdes=R212
+refdes=R215
T 48000 44800 5 10 1 1 0 0 1
value=1k
}
T 55200 47700 5 8 0 0 0 6 1
device=JUMPER-1xUM
T 54800 46400 5 10 1 1 0 0 1
-refdes=J215
+refdes=J212
T 55000 46700 5 10 0 1 0 6 1
value=JMP
T 55000 45600 5 8 0 1 0 6 1
T 55200 46900 5 8 0 0 0 6 1
device=JUMPER-1xUM
T 54800 45600 5 10 1 1 0 0 1
-refdes=J216
+refdes=J213
T 55000 45900 5 10 0 1 0 6 1
value=JMP
T 55000 44800 5 8 0 1 0 6 1
C 49300 47600 1 0 0 pad-l-2.sym
{
T 49300 47800 5 10 1 1 0 0 1
-refdes=TP204
+refdes=TP205
}
C 49300 47200 1 0 0 pad-l-2.sym
{
T 49300 47400 5 10 1 1 0 0 1
-refdes=TP205
+refdes=TP206
}
C 49300 46000 1 0 0 pad-l-2.sym
{
T 49300 46200 5 10 1 1 0 0 1
-refdes=TP206
+refdes=TP207
}
C 49300 45600 1 0 0 pad-l-2.sym
{
T 49300 45800 5 10 1 1 0 0 1
-refdes=TP207
+refdes=TP208
}
C 43400 47200 1 0 0 pad-l-2.sym
{
T 43400 47400 5 10 1 1 0 0 1
-refdes=TP200
+refdes=TP201
}
C 43400 46800 1 0 0 pad-l-2.sym
{
T 43400 47000 5 10 1 1 0 0 1
-refdes=TP201
+refdes=TP202
}
C 46600 47200 1 0 0 pad-r-2.sym
{
T 46800 47400 5 10 1 1 0 0 1
-refdes=TP202
+refdes=TP203
}
C 46400 46000 1 0 0 pad-r-2.sym
{
T 46600 46200 5 10 1 1 0 0 1
-refdes=TP203
+refdes=TP204
}
C 50100 43000 1 0 0 wb430-2.sym
{
C 44300 49200 1 270 0 jumper.sym
{
T 44500 49200 5 10 1 1 0 0 1
-refdes=J206
+refdes=J201
T 44500 48900 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 46400 49100 5 8 0 0 270 0 1
C 44300 48800 1 270 0 jumper.sym
{
T 44500 48800 5 10 1 1 0 0 1
-refdes=J206
+refdes=J202
T 44500 48500 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 46400 48700 5 8 0 0 270 0 1
T 46600 48300 5 8 0 0 270 0 1
value=jumper
T 44500 48400 5 10 1 1 0 0 1
-refdes=J206
+refdes=J203
}
C 44300 48000 1 270 0 jumper.sym
{
T 46600 47900 5 8 0 0 270 0 1
value=jumper
T 44500 48000 5 10 1 1 0 0 1
-refdes=J206
+refdes=J204
}
C 44300 47600 1 270 0 jumper.sym
{
T 46600 47500 5 8 0 0 270 0 1
value=jumper
T 44500 47600 5 10 1 1 0 0 1
-refdes=J206
+refdes=J205
}
C 44300 47200 1 270 0 jumper.sym
{
T 46600 46700 5 8 0 0 270 0 1
value=jumper
T 44500 46800 5 10 1 1 0 0 1
-refdes=J206
+refdes=J207
}
C 44300 46400 1 270 0 jumper.sym
{
T 46600 46300 5 8 0 0 270 0 1
value=jumper
T 44500 46400 5 10 1 1 0 0 1
-refdes=J206
+refdes=J208
}
C 44300 46000 1 270 0 jumper.sym
{
T 46600 45900 5 8 0 0 270 0 1
value=jumper
T 44500 46000 5 10 1 1 0 0 1
-refdes=J206
+refdes=J209
}
N 45000 49100 46300 49100 4
N 45000 48700 46300 48700 4
C 50800 49200 1 270 0 jumper.sym
{
T 51000 49200 5 10 1 1 0 0 1
-refdes=J206
+refdes=J210
T 51000 48900 5 8 0 1 270 0 1
footprint=JMP_2PIN
T 52900 49100 5 8 0 0 270 0 1
N 46700 49000 46300 49000 4
N 46700 49400 46300 49400 4
N 46700 49800 46300 49800 4
-N 48700 50600 49100 50600 4
-N 49100 50600 49100 46600 4
-N 48700 47000 49100 47000 4
-N 48700 47400 49100 47400 4
-N 48700 47800 49100 47800 4
-N 48700 48200 49100 48200 4
-N 48700 48600 49100 48600 4
-N 48700 49000 49100 49000 4
-N 48700 49400 49100 49400 4
-N 48700 49800 49100 49800 4
-N 48700 50200 49100 50200 4
+N 48600 50600 49000 50600 4
+N 49000 50600 49000 46600 4
+N 48600 47000 49000 47000 4
+N 48600 47400 49000 47400 4
+N 48600 47800 49000 47800 4
+N 48600 48200 49000 48200 4
+N 48600 48600 49000 48600 4
+N 48600 49000 49000 49000 4
+N 48600 49400 49000 49400 4
+N 48600 49800 49000 49800 4
+N 48600 50200 49000 50200 4
C 46200 42900 1 0 0 gnd-1.sym
{
T 46100 42750 5 10 1 1 0 0 1
net=AVSS:1
}
-C 49000 46300 1 0 0 gnd-1.sym
+C 48900 46300 1 0 0 gnd-1.sym
{
-T 48900 46150 5 10 1 1 0 0 1
+T 48800 46150 5 10 1 1 0 0 1
net=AVSS:1
}
C 46700 43100 1 0 0 wb430-4.sym
{
T 45900 51500 5 10 0 0 0 0 1
device=RESISTOR
-T 45800 51400 5 10 1 1 0 0 1
-refdes=R?
-T 46200 51400 5 10 1 1 0 0 1
+T 45600 51300 5 10 1 1 0 0 1
+refdes=R501
+T 46200 51300 5 10 1 1 0 0 1
value=1k
}
C 46600 51400 1 0 0 generic-power.sym
{
T 45900 50300 5 10 0 0 0 0 1
device=RESISTOR
-T 45800 50200 5 10 1 1 0 0 1
-refdes=R?
-T 46200 50200 5 10 1 1 0 0 1
+T 45600 50100 5 10 1 1 0 0 1
+refdes=R502
+T 46200 50100 5 10 1 1 0 0 1
value=1k
}
N 45600 48800 45400 48800 4
{
T 45900 49100 5 10 0 0 0 0 1
device=RESISTOR
-T 45800 49000 5 10 1 1 0 0 1
-refdes=R?
-T 46200 49000 5 10 1 1 0 0 1
+T 45600 48900 5 10 1 1 0 0 1
+refdes=R503
+T 46200 48900 5 10 1 1 0 0 1
value=1k
}
N 45600 46000 45400 46000 4
{
T 45900 46300 5 10 0 0 0 0 1
device=RESISTOR
-T 45800 46200 5 10 1 1 0 0 1
-refdes=R?
-T 46200 46200 5 10 1 1 0 0 1
+T 45600 46100 5 10 1 1 0 0 1
+refdes=R504
+T 46200 46100 5 10 1 1 0 0 1
value=1k
}
N 45600 44800 45400 44800 4
{
T 45900 45100 5 10 0 0 0 0 1
device=RESISTOR
-T 45800 45000 5 10 1 1 0 0 1
-refdes=R?
-T 46200 45000 5 10 1 1 0 0 1
+T 45600 44900 5 10 1 1 0 0 1
+refdes=R505
+T 46200 44900 5 10 1 1 0 0 1
value=1k
}
N 45600 43600 45400 43600 4
{
T 45900 43900 5 10 0 0 0 0 1
device=RESISTOR
-T 45800 43800 5 10 1 1 0 0 1
-refdes=R?
-T 46200 43800 5 10 1 1 0 0 1
+T 45600 43700 5 10 1 1 0 0 1
+refdes=R507
+T 46200 43700 5 10 1 1 0 0 1
value=1k
}
C 46600 49000 1 0 0 generic-power.sym
{
T 46700 42400 5 10 0 0 0 0 1
device=RESISTOR
-T 46900 42000 5 10 1 1 0 0 1
-refdes=R?
-T 46900 41700 5 10 1 1 0 0 1
+T 46800 42000 5 10 1 1 0 0 1
+refdes=R512
+T 46800 41700 5 10 1 1 0 0 1
value=27k
}
C 46600 42500 1 0 0 resistor-3.sym
{
T 46700 43500 5 10 0 0 0 0 1
device=RESISTOR
-T 46900 43100 5 10 1 1 0 0 1
-refdes=R?
-T 46900 42800 5 10 1 1 0 0 1
+T 46800 43100 5 10 1 1 0 0 1
+refdes=R509
+T 46800 42800 5 10 1 1 0 0 1
value=120k
}
N 46700 43400 46700 43600 4
{
T 47800 43600 5 10 0 0 0 0 1
device=RESISTOR
-T 48000 43200 5 10 1 1 0 0 1
-refdes=R?
-T 48000 42900 5 10 1 1 0 0 1
+T 47900 43200 5 10 1 1 0 0 1
+refdes=R511
+T 47900 42900 5 10 1 1 0 0 1
value=27k
}
C 47700 43700 1 0 0 resistor-3.sym
{
T 47800 44700 5 10 0 0 0 0 1
device=RESISTOR
-T 48000 44300 5 10 1 1 0 0 1
-refdes=R?
-T 48000 44000 5 10 1 1 0 0 1
+T 47900 44300 5 10 1 1 0 0 1
+refdes=R508
+T 47900 44000 5 10 1 1 0 0 1
value=110k
}
N 47800 44600 47800 44800 4
{
T 50500 49600 5 10 0 0 0 6 1
device=RESISTOR
-T 50300 49200 5 10 1 1 0 6 1
-refdes=R?
-T 50300 48900 5 10 1 1 0 6 1
+T 50400 49200 5 10 1 1 0 6 1
+refdes=R506
+T 50400 48900 5 10 1 1 0 6 1
value=38.3k
}
C 50400 48300 1 0 0 gnd-1.sym
{
T 54800 50000 5 10 0 0 0 0 1
device=RESISTOR
-T 55000 49600 5 10 1 1 0 0 1
-refdes=R?
-T 55000 49300 5 10 1 1 0 0 1
+T 54900 49600 5 10 1 1 0 0 1
+refdes=R513
+T 54900 49300 5 10 1 1 0 0 1
value=62.0k
}
N 45400 45600 46500 45600 4
{
T 50300 44700 5 10 0 0 0 6 1
device=RESISTOR
-T 50100 44300 5 10 1 1 0 6 1
-refdes=R?
-T 50100 44000 5 10 1 1 0 6 1
+T 50200 44300 5 10 1 1 0 6 1
+refdes=R514
+T 50200 44000 5 10 1 1 0 6 1
value=62.0k
}
C 50200 43400 1 0 0 gnd-1.sym
{
T 50300 46000 5 10 0 0 0 6 1
device=RESISTOR
-T 50100 45600 5 10 1 1 0 6 1
-refdes=R?
-T 50100 45300 5 10 1 1 0 6 1
+T 50200 45600 5 10 1 1 0 6 1
+refdes=R510
+T 50200 45300 5 10 1 1 0 6 1
value=180k
}
C 50100 45900 1 0 0 generic-power.sym
{
T 54800 46400 5 10 0 0 0 0 1
device=RESISTOR
-T 55000 46000 5 10 1 1 0 0 1
-refdes=R?
-T 55000 45700 5 10 1 1 0 0 1
+T 54900 46000 5 10 1 1 0 0 1
+refdes=R515
+T 54900 45700 5 10 1 1 0 0 1
value=180k
}
C 54700 44100 1 0 0 resistor-3.sym
{
T 54800 45100 5 10 0 0 0 0 1
device=RESISTOR
-T 55000 44700 5 10 1 1 0 0 1
-refdes=R?
-T 55000 44400 5 10 1 1 0 0 1
+T 54900 44700 5 10 1 1 0 0 1
+refdes=R516
+T 54900 44400 5 10 1 1 0 0 1
value=62.0k
}
N 53600 45400 54800 45400 4
T 53700 46400 5 10 0 0 0 0 1
device=DRC_Directive
}
+N 51500 47500 48000 47500 4
+{
+T 48200 47500 5 10 1 1 0 0 1
+netname=SCL
+}
+C 48100 47400 1 0 0 flag-2.sym
+N 51500 47100 48000 47100 4
+{
+T 48200 47100 5 10 1 1 0 0 1
+netname=SDA
+}
+C 48100 47000 1 0 0 flag-2.sym
+N 51500 42600 49400 42600 4
+N 49400 42600 49400 47500 4
+N 51500 42200 49200 42200 4
+N 49200 42200 49200 47100 4
T 45200 49400 5 10 0 0 0 0 1
footprint=QFN_24N__TI
T 43900 47800 5 10 1 1 0 3 1
-refdes=U600
+refdes=U602
}
N 40400 49600 41700 49600 4
{
T 52300 43700 5 10 0 0 0 0 1
footprint=TSSOP_16N__TI
T 51300 49400 5 10 1 1 0 3 1
-refdes=U601
+refdes=U603
}
N 49800 48400 48900 48400 4
{
T 46400 49400 5 10 0 0 0 0 1
device=RESISTOR
T 46600 49000 5 10 1 1 0 0 1
-refdes=R600
+refdes=R601
T 46600 48800 5 10 1 1 0 0 1
value=1k
}
C 48700 46300 1 90 0 jumper.sym
{
T 48300 46600 5 10 1 1 90 0 1
-refdes=J602
+refdes=J603
T 48500 46600 5 8 0 1 90 0 1
footprint=JMP_2PIN
T 46600 46400 5 8 0 0 90 0 1
T 45500 45500 5 10 0 0 0 0 1
device=CAPACITOR
T 45800 45100 5 10 1 1 0 0 1
-refdes=C602
+refdes=C603
T 45500 45700 5 10 0 0 0 0 1
symversion=0.1
T 45800 44700 5 10 1 1 0 0 1
T 47300 47400 5 10 0 0 0 0 1
device=CAPACITOR
T 47600 47000 5 10 1 1 0 0 1
-refdes=C601
+refdes=C602
T 47300 47600 5 10 0 0 0 0 1
symversion=0.1
T 47600 46600 5 10 1 1 0 0 1
T 46200 45500 5 10 0 0 0 0 1
device=CAPACITOR
T 46500 45100 5 10 1 1 0 0 1
-refdes=C603
+refdes=C604
T 46200 45700 5 10 0 0 0 0 1
symversion=0.1
T 46500 44700 5 10 1 1 0 0 1
T 46200 48300 5 10 0 0 0 0 1
device=CAPACITOR
T 46500 47900 5 10 1 1 0 0 1
-refdes=C600
+refdes=C601
T 46200 48500 5 10 0 0 0 0 1
symversion=0.1
T 46500 47500 5 10 1 1 0 0 1
T 48800 51200 5 8 0 0 0 6 1
device=JUMPER-1xUM
T 48600 49900 5 10 1 1 0 6 1
-refdes=J601
+refdes=J602
T 48600 50200 5 10 0 1 0 6 1
value=JMP
T 48600 49100 5 8 0 1 0 6 1
T 48800 44400 5 10 0 0 0 0 1
device=RESISTOR
T 49000 44000 5 10 1 1 0 0 1
-refdes=R601
+refdes=R602
T 49000 43800 5 10 1 1 0 0 1
value=100k
}
T 49400 43300 5 10 0 0 0 0 1
device=CAPACITOR
T 49700 42900 5 10 1 1 0 0 1
-refdes=C605
+refdes=C606
T 49400 43500 5 10 0 0 0 0 1
symversion=0.1
T 49700 42500 5 10 1 1 0 0 1
T 48800 43300 5 10 0 0 0 0 1
device=RESISTOR
T 49000 42900 5 10 1 1 0 0 1
-refdes=R602
+refdes=R603
T 49000 42700 5 10 1 1 0 0 1
value=100k
}
T 52700 44600 5 10 0 0 0 6 1
device=RESISTOR
T 53000 44500 5 10 1 1 0 6 1
-refdes=R603
+refdes=R604
T 52400 44500 5 10 1 1 0 6 1
value=10
}
T 52700 42800 5 10 0 0 0 6 1
device=RESISTOR
T 53000 42700 5 10 1 1 0 6 1
-refdes=R604
+refdes=R605
T 52400 42700 5 10 1 1 0 6 1
value=10
}
T 44900 51800 5 8 0 0 0 0 1
device=JUMPER-1xUM
T 45100 50500 5 10 1 1 0 0 1
-refdes=J600
+refdes=J601
T 45100 50800 5 10 0 1 0 0 1
value=JMP
T 45100 49700 5 8 0 1 0 0 1
T 49000 46400 5 10 0 0 0 0 1
device=CAPACITOR
T 49300 46000 5 10 1 1 0 0 1
-refdes=C604
+refdes=C605
T 49000 46600 5 10 0 0 0 0 1
symversion=0.1
T 49300 45600 5 10 1 1 0 0 1
T 55600 46600 5 8 0 0 0 6 1
device=JUMPER-1xUM
T 55400 45300 5 10 1 1 0 6 1
-refdes=J603
+refdes=J607
T 55400 45600 5 10 0 1 0 6 1
value=JMP
T 55400 44500 5 8 0 1 0 6 1
C 55500 48600 1 90 0 jumper.sym
{
T 54900 48800 5 10 1 1 0 0 1
-refdes=J602
+refdes=J604
T 55300 48900 5 8 0 1 90 0 1
footprint=JMP_2PIN
T 53400 48700 5 8 0 0 90 0 1
C 55500 48200 1 90 0 jumper.sym
{
T 54900 48400 5 10 1 1 0 0 1
-refdes=J602
+refdes=J606
T 55300 48500 5 8 0 1 90 0 1
footprint=JMP_2PIN
T 53400 48300 5 8 0 0 90 0 1
T 52900 48000 5 8 0 0 0 0 1
device=JUMPER-1xUM
T 53100 46700 5 10 1 1 0 0 1
-refdes=J600
+refdes=J605
T 53100 47000 5 10 0 1 0 0 1
value=JMP
T 53100 45900 5 8 0 1 0 0 1
net=AVdd_dev:1
}
N 54100 46600 53400 46600 4
+N 44900 44600 44900 42500 4
+N 44900 42500 40400 42500 4
+{
+T 40500 42500 5 10 1 1 0 0 1
+netname=CONVST
+}
+C 40500 42400 1 0 0 flag-2.sym
3 i! \_W\_
5 i D
6 i C
-
7 i! \_Reset\_
v 20060123 1
-B 300 300 1400 2800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-T 1700 3200 9 10 0 0 0 0 1
+B 300 300 1400 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 1700 2800 9 10 0 0 0 0 1
document=M25PE80.pdf
-T 1700 3400 9 10 0 0 0 0 1
+T 1700 3000 9 10 0 0 0 0 1
footprint=SO8
-T 1000 2500 9 10 1 1 0 3 1
-refdes=U?
T 1000 2100 9 10 1 1 0 3 1
+refdes=U?
+T 1000 1700 9 10 1 1 0 3 1
M25PE80
-V 250 2700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 0 2700 200 2700 1 0 0
+V 250 2300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 0 2300 200 2300 1 0 0
{
-T 350 2700 9 10 1 1 0 1 1
+T 350 2300 9 10 1 1 0 1 1
pinlabel=\_S\_
-T 200 2750 5 8 1 1 0 6 1
+T 200 2350 5 8 1 1 0 6 1
pinnumber=1
-T 200 2750 5 8 0 1 0 6 1
+T 200 2350 5 8 0 1 0 6 1
pinseq=1
-T 200 2750 9 10 0 1 0 6 1
+T 200 2350 9 10 0 1 0 6 1
pintype=in
}
-P 2000 2700 1700 2700 1 0 0
+P 2000 2300 1700 2300 1 0 0
{
-T 1650 2700 9 10 1 1 0 7 1
+T 1650 2300 9 10 1 1 0 7 1
pinlabel=Q
-T 1800 2750 5 8 1 1 0 0 1
+T 1800 2350 5 8 1 1 0 0 1
pinnumber=2
-T 1800 2750 5 8 0 1 0 0 1
+T 1800 2350 5 8 0 1 0 0 1
pinseq=2
-T 1600 2750 9 10 0 1 0 6 1
+T 1600 2350 9 10 0 1 0 6 1
pintype=out
}
-V 250 2300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 0 2300 200 2300 1 0 0
+V 250 1900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 0 1900 200 1900 1 0 0
{
-T 350 2300 9 10 1 1 0 1 1
+T 350 1900 9 10 1 1 0 1 1
pinlabel=\_W\_
-T 200 2350 5 8 1 1 0 6 1
+T 200 1950 5 8 1 1 0 6 1
pinnumber=3
-T 200 2350 5 8 0 1 0 6 1
+T 200 1950 5 8 0 1 0 6 1
pinseq=3
-T 200 2350 9 10 0 1 0 6 1
+T 200 1950 9 10 0 1 0 6 1
pintype=in
}
P 1000 0 1000 300 1 0 0
T 900 50 9 10 0 1 0 6 1
pintype=pwr
}
-P 0 1900 300 1900 1 0 0
+P 0 1500 300 1500 1 0 0
{
-T 350 1900 9 10 1 1 0 1 1
+T 350 1500 9 10 1 1 0 1 1
pinlabel=D
-T 200 1950 5 8 1 1 0 6 1
+T 200 1550 5 8 1 1 0 6 1
pinnumber=5
-T 200 1950 5 8 0 1 0 6 1
+T 200 1550 5 8 0 1 0 6 1
pinseq=5
-T 200 1950 9 10 0 1 0 6 1
+T 200 1550 9 10 0 1 0 6 1
pintype=in
}
-P 0 1500 300 1500 1 0 0
+P 0 1100 300 1100 1 0 0
{
-T 350 1500 9 10 1 1 0 1 1
+T 350 1100 9 10 1 1 0 1 1
pinlabel=C
-T 200 1550 5 8 1 1 0 6 1
+T 200 1150 5 8 1 1 0 6 1
pinnumber=6
-T 200 1550 5 8 0 1 0 6 1
+T 200 1150 5 8 0 1 0 6 1
pinseq=6
-T 200 1550 9 10 0 1 0 6 1
+T 200 1150 9 10 0 1 0 6 1
pintype=in
}
V 250 700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 200 750 9 10 0 1 0 6 1
pintype=in
}
-P 1000 3400 1000 3100 1 0 0
+P 1000 3000 1000 2700 1 0 0
{
-T 1000 3050 9 10 1 1 0 5 1
+T 1000 2650 9 10 1 1 0 5 1
pinlabel=Vcc
-T 1050 3150 5 8 1 1 0 0 1
+T 1050 2750 5 8 1 1 0 0 1
pinnumber=8
-T 1050 3150 5 8 0 1 0 0 1
+T 1050 2750 5 8 0 1 0 0 1
pinseq=8
T 900 50 9 10 0 1 0 6 1
pintype=pwr
NS430
AtoI digi
1of5
-refdes=AtoI0
+refdes=AtoI
footprint=SEMPAC_12x12_100A.fp
17 PA1/MISO0
18 PA0/CS_flash
-19 ! \_RST\_
-
-24 LFXTALI
-25 LFXTALO
-26 NC
-27 HFXTALI
-28 HFXTALO
-
[right]
1 DOUT0_mux
98 ! \_RESET\_
+19 ! \_RST\_
+
+24 LFXTALI
+25 LFXTALO
+26 NC
+27 HFXTALI
+28 HFXTALO
+
# vim:softtabstop=0 noexpandtab ft=sh
v 20060123 1
-B 300 300 4800 10800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-T 2700 10500 9 10 1 1 0 3 1
+B 300 300 4800 7600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 2700 7300 9 10 1 1 0 3 1
AtoI
-T 2700 10100 9 10 1 1 0 3 1
+T 2700 6900 9 10 1 1 0 3 1
NS430
-T 2700 9700 9 10 1 1 0 3 1
+T 2700 6500 9 10 1 1 0 3 1
AtoI digi
-T 2700 9300 9 10 1 1 0 3 1
+T 2700 6100 9 10 1 1 0 3 1
1of5
-T 2700 8900 9 10 1 1 0 3 1
-refdes=AtoI0
-T 2700 8500 9 10 1 1 0 3 1
+T 2700 5700 9 10 1 1 0 3 1
+refdes=AtoI
+T 2700 5300 9 10 1 1 0 3 1
footprint=SEMPAC_12x12_100A.fp
-P 5400 10700 5100 10700 1 0 0
+P 5400 7500 5100 7500 1 0 0
{
-T 5050 10700 9 10 1 1 0 7 1
+T 5050 7500 9 10 1 1 0 7 1
pinlabel=DOUT0_mux
-T 5200 10750 5 8 1 1 0 0 1
+T 5200 7550 5 8 1 1 0 0 1
pinnumber=1
-T 5200 10750 5 8 0 1 0 0 1
+T 5200 7550 5 8 0 1 0 0 1
pinseq=1
-T 5000 10750 9 10 0 1 0 6 1
+T 5000 7550 9 10 0 1 0 6 1
pintype=pas
}
-P 5400 10300 5100 10300 1 0 0
+P 5400 7100 5100 7100 1 0 0
{
-T 5050 10300 9 10 1 1 0 7 1
+T 5050 7100 9 10 1 1 0 7 1
pinlabel=DOUT0_conf
-T 5200 10350 5 8 1 1 0 0 1
+T 5200 7150 5 8 1 1 0 0 1
pinnumber=2
-T 5200 10350 5 8 0 1 0 0 1
+T 5200 7150 5 8 0 1 0 0 1
pinseq=2
-T 5000 10350 9 10 0 1 0 6 1
+T 5000 7150 9 10 0 1 0 6 1
pintype=pas
}
-P 0 9900 300 9900 1 0 0
+P 0 6700 300 6700 1 0 0
{
-T 350 9900 9 10 1 1 0 1 1
+T 350 6700 9 10 1 1 0 1 1
pinlabel=PA15/CS0_conf
-T 200 9950 5 8 1 1 0 6 1
+T 200 6750 5 8 1 1 0 6 1
pinnumber=3
-T 200 9950 5 8 0 1 0 6 1
+T 200 6750 5 8 0 1 0 6 1
pinseq=3
-T 200 9950 9 10 0 1 0 6 1
+T 200 6750 9 10 0 1 0 6 1
pintype=pas
}
-P 0 9500 300 9500 1 0 0
+P 0 6300 300 6300 1 0 0
{
-T 350 9500 9 10 1 1 0 1 1
+T 350 6300 9 10 1 1 0 1 1
pinlabel=PA14/RXD1
-T 200 9550 5 8 1 1 0 6 1
+T 200 6350 5 8 1 1 0 6 1
pinnumber=4
-T 200 9550 5 8 0 1 0 6 1
+T 200 6350 5 8 0 1 0 6 1
pinseq=4
-T 200 9550 9 10 0 1 0 6 1
+T 200 6350 9 10 0 1 0 6 1
pintype=pas
}
-P 0 9100 300 9100 1 0 0
+P 0 5900 300 5900 1 0 0
{
-T 350 9100 9 10 1 1 0 1 1
+T 350 5900 9 10 1 1 0 1 1
pinlabel=PA13/TXD1
-T 200 9150 5 8 1 1 0 6 1
+T 200 5950 5 8 1 1 0 6 1
pinnumber=5
-T 200 9150 5 8 0 1 0 6 1
+T 200 5950 5 8 0 1 0 6 1
pinseq=5
-T 200 9150 9 10 0 1 0 6 1
+T 200 5950 9 10 0 1 0 6 1
pintype=pas
}
-P 0 8700 300 8700 1 0 0
+P 0 5500 300 5500 1 0 0
{
-T 350 8700 9 10 1 1 0 1 1
+T 350 5500 9 10 1 1 0 1 1
pinlabel=PA12/SCLK1
-T 200 8750 5 8 1 1 0 6 1
+T 200 5550 5 8 1 1 0 6 1
pinnumber=6
-T 200 8750 5 8 0 1 0 6 1
+T 200 5550 5 8 0 1 0 6 1
pinseq=6
-T 200 8750 9 10 0 1 0 6 1
+T 200 5550 9 10 0 1 0 6 1
pintype=pas
}
-P 0 8300 300 8300 1 0 0
+P 0 5100 300 5100 1 0 0
{
-T 350 8300 9 10 1 1 0 1 1
+T 350 5100 9 10 1 1 0 1 1
pinlabel=PA11/MOSI1
-T 200 8350 5 8 1 1 0 6 1
+T 200 5150 5 8 1 1 0 6 1
pinnumber=7
-T 200 8350 5 8 0 1 0 6 1
+T 200 5150 5 8 0 1 0 6 1
pinseq=7
-T 200 8350 9 10 0 1 0 6 1
+T 200 5150 9 10 0 1 0 6 1
pintype=pas
}
-P 0 7900 300 7900 1 0 0
+P 0 4700 300 4700 1 0 0
{
-T 350 7900 9 10 1 1 0 1 1
+T 350 4700 9 10 1 1 0 1 1
pinlabel=PA10/MISO1
-T 200 7950 5 8 1 1 0 6 1
+T 200 4750 5 8 1 1 0 6 1
pinnumber=8
-T 200 7950 5 8 0 1 0 6 1
+T 200 4750 5 8 0 1 0 6 1
pinseq=8
-T 200 7950 9 10 0 1 0 6 1
+T 200 4750 9 10 0 1 0 6 1
pintype=pas
}
-P 0 7500 300 7500 1 0 0
+P 0 4300 300 4300 1 0 0
{
-T 350 7500 9 10 1 1 0 1 1
+T 350 4300 9 10 1 1 0 1 1
pinlabel=PA9/SCL/swap
-T 200 7550 5 8 1 1 0 6 1
+T 200 4350 5 8 1 1 0 6 1
pinnumber=9
-T 200 7550 5 8 0 1 0 6 1
+T 200 4350 5 8 0 1 0 6 1
pinseq=9
-T 200 7550 9 10 0 1 0 6 1
+T 200 4350 9 10 0 1 0 6 1
pintype=pas
}
-P 0 7100 300 7100 1 0 0
+P 0 3900 300 3900 1 0 0
{
-T 350 7100 9 10 1 1 0 1 1
+T 350 3900 9 10 1 1 0 1 1
pinlabel=PA8/SDA
-T 200 7150 5 8 1 1 0 6 1
+T 200 3950 5 8 1 1 0 6 1
pinnumber=10
-T 200 7150 5 8 0 1 0 6 1
+T 200 3950 5 8 0 1 0 6 1
pinseq=10
-T 200 7150 9 10 0 1 0 6 1
+T 200 3950 9 10 0 1 0 6 1
pintype=pas
}
-P 0 6700 300 6700 1 0 0
+P 0 3500 300 3500 1 0 0
{
-T 350 6700 9 10 1 1 0 1 1
+T 350 3500 9 10 1 1 0 1 1
pinlabel=PA7/CS0_mux/BSL
-T 200 6750 5 8 1 1 0 6 1
+T 200 3550 5 8 1 1 0 6 1
pinnumber=11
-T 200 6750 5 8 0 1 0 6 1
+T 200 3550 5 8 0 1 0 6 1
pinseq=11
-T 200 6750 9 10 0 1 0 6 1
+T 200 3550 9 10 0 1 0 6 1
pintype=pas
}
-P 0 6300 300 6300 1 0 0
+P 0 3100 300 3100 1 0 0
{
-T 350 6300 9 10 1 1 0 1 1
+T 350 3100 9 10 1 1 0 1 1
pinlabel=PA6/IRQ
-T 200 6350 5 8 1 1 0 6 1
+T 200 3150 5 8 1 1 0 6 1
pinnumber=12
-T 200 6350 5 8 0 1 0 6 1
+T 200 3150 5 8 0 1 0 6 1
pinseq=12
-T 200 6350 9 10 0 1 0 6 1
+T 200 3150 9 10 0 1 0 6 1
pintype=pas
}
-P 0 5900 300 5900 1 0 0
+P 0 2700 300 2700 1 0 0
{
-T 350 5900 9 10 1 1 0 1 1
+T 350 2700 9 10 1 1 0 1 1
pinlabel=PA5/RXD0
-T 200 5950 5 8 1 1 0 6 1
+T 200 2750 5 8 1 1 0 6 1
pinnumber=13
-T 200 5950 5 8 0 1 0 6 1
+T 200 2750 5 8 0 1 0 6 1
pinseq=13
-T 200 5950 9 10 0 1 0 6 1
+T 200 2750 9 10 0 1 0 6 1
pintype=pas
}
-P 0 5500 300 5500 1 0 0
+P 0 2300 300 2300 1 0 0
{
-T 350 5500 9 10 1 1 0 1 1
+T 350 2300 9 10 1 1 0 1 1
pinlabel=PA4/TXD0
-T 200 5550 5 8 1 1 0 6 1
+T 200 2350 5 8 1 1 0 6 1
pinnumber=14
-T 200 5550 5 8 0 1 0 6 1
+T 200 2350 5 8 0 1 0 6 1
pinseq=14
-T 200 5550 9 10 0 1 0 6 1
+T 200 2350 9 10 0 1 0 6 1
pintype=pas
}
-P 0 5100 300 5100 1 0 0
+P 0 1900 300 1900 1 0 0
{
-T 350 5100 9 10 1 1 0 1 1
+T 350 1900 9 10 1 1 0 1 1
pinlabel=PA3/SCLK0
-T 200 5150 5 8 1 1 0 6 1
+T 200 1950 5 8 1 1 0 6 1
pinnumber=15
-T 200 5150 5 8 0 1 0 6 1
+T 200 1950 5 8 0 1 0 6 1
pinseq=15
-T 200 5150 9 10 0 1 0 6 1
+T 200 1950 9 10 0 1 0 6 1
pintype=pas
}
-P 0 4700 300 4700 1 0 0
+P 0 1500 300 1500 1 0 0
{
-T 350 4700 9 10 1 1 0 1 1
+T 350 1500 9 10 1 1 0 1 1
pinlabel=PA2/MOSI0
-T 200 4750 5 8 1 1 0 6 1
+T 200 1550 5 8 1 1 0 6 1
pinnumber=16
-T 200 4750 5 8 0 1 0 6 1
+T 200 1550 5 8 0 1 0 6 1
pinseq=16
-T 200 4750 9 10 0 1 0 6 1
+T 200 1550 9 10 0 1 0 6 1
pintype=pas
}
-P 0 4300 300 4300 1 0 0
+P 0 1100 300 1100 1 0 0
{
-T 350 4300 9 10 1 1 0 1 1
+T 350 1100 9 10 1 1 0 1 1
pinlabel=PA1/MISO0
-T 200 4350 5 8 1 1 0 6 1
+T 200 1150 5 8 1 1 0 6 1
pinnumber=17
-T 200 4350 5 8 0 1 0 6 1
+T 200 1150 5 8 0 1 0 6 1
pinseq=17
-T 200 4350 9 10 0 1 0 6 1
+T 200 1150 9 10 0 1 0 6 1
pintype=pas
}
-P 0 3900 300 3900 1 0 0
+P 0 700 300 700 1 0 0
{
-T 350 3900 9 10 1 1 0 1 1
+T 350 700 9 10 1 1 0 1 1
pinlabel=PA0/CS_flash
-T 200 3950 5 8 1 1 0 6 1
+T 200 750 5 8 1 1 0 6 1
pinnumber=18
-T 200 3950 5 8 0 1 0 6 1
+T 200 750 5 8 0 1 0 6 1
pinseq=18
-T 200 3950 9 10 0 1 0 6 1
+T 200 750 9 10 0 1 0 6 1
pintype=pas
}
-V 250 3100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 0 3100 200 3100 1 0 0
+V 5150 3100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 5400 3100 5200 3100 1 0 0
{
-T 350 3100 9 10 1 1 0 1 1
+T 5050 3100 9 10 1 1 0 7 1
pinlabel=\_RST\_
-T 200 3150 5 8 1 1 0 6 1
+T 5200 3150 5 8 1 1 0 0 1
pinnumber=19
-T 200 3150 5 8 0 1 0 6 1
+T 5200 3150 5 8 0 1 0 0 1
pinseq=19
-T 200 3150 9 10 0 1 0 6 1
+T 5000 3150 9 10 0 1 0 6 1
pintype=pas
}
-P 0 2300 300 2300 1 0 0
+P 5400 2300 5100 2300 1 0 0
{
-T 350 2300 9 10 1 1 0 1 1
+T 5050 2300 9 10 1 1 0 7 1
pinlabel=LFXTALI
-T 200 2350 5 8 1 1 0 6 1
+T 5200 2350 5 8 1 1 0 0 1
pinnumber=24
-T 200 2350 5 8 0 1 0 6 1
+T 5200 2350 5 8 0 1 0 0 1
pinseq=24
-T 200 2350 9 10 0 1 0 6 1
+T 5000 2350 9 10 0 1 0 6 1
pintype=pas
}
-P 0 1900 300 1900 1 0 0
+P 5400 1900 5100 1900 1 0 0
{
-T 350 1900 9 10 1 1 0 1 1
+T 5050 1900 9 10 1 1 0 7 1
pinlabel=LFXTALO
-T 200 1950 5 8 1 1 0 6 1
+T 5200 1950 5 8 1 1 0 0 1
pinnumber=25
-T 200 1950 5 8 0 1 0 6 1
+T 5200 1950 5 8 0 1 0 0 1
pinseq=25
-T 200 1950 9 10 0 1 0 6 1
+T 5000 1950 9 10 0 1 0 6 1
pintype=pas
}
-P 0 1500 300 1500 1 0 0
+P 5400 1500 5100 1500 1 0 0
{
-T 350 1500 9 10 1 1 0 1 1
+T 5050 1500 9 10 1 1 0 7 1
pinlabel=NC
-T 200 1550 5 8 1 1 0 6 1
+T 5200 1550 5 8 1 1 0 0 1
pinnumber=26
-T 200 1550 5 8 0 1 0 6 1
+T 5200 1550 5 8 0 1 0 0 1
pinseq=26
-T 200 1550 9 10 0 1 0 6 1
+T 5000 1550 9 10 0 1 0 6 1
pintype=pas
}
-P 0 1100 300 1100 1 0 0
+P 5400 1100 5100 1100 1 0 0
{
-T 350 1100 9 10 1 1 0 1 1
+T 5050 1100 9 10 1 1 0 7 1
pinlabel=HFXTALI
-T 200 1150 5 8 1 1 0 6 1
+T 5200 1150 5 8 1 1 0 0 1
pinnumber=27
-T 200 1150 5 8 0 1 0 6 1
+T 5200 1150 5 8 0 1 0 0 1
pinseq=27
-T 200 1150 9 10 0 1 0 6 1
+T 5000 1150 9 10 0 1 0 6 1
pintype=pas
}
-P 0 700 300 700 1 0 0
+P 5400 700 5100 700 1 0 0
{
-T 350 700 9 10 1 1 0 1 1
+T 5050 700 9 10 1 1 0 7 1
pinlabel=HFXTALO
-T 200 750 5 8 1 1 0 6 1
+T 5200 750 5 8 1 1 0 0 1
pinnumber=28
-T 200 750 5 8 0 1 0 6 1
+T 5200 750 5 8 0 1 0 0 1
pinseq=28
-T 200 750 9 10 0 1 0 6 1
+T 5000 750 9 10 0 1 0 6 1
pintype=pas
}
-P 5400 7900 5100 7900 1 0 0
+P 5400 4700 5100 4700 1 0 0
{
-T 5050 7900 9 10 1 1 0 7 1
+T 5050 4700 9 10 1 1 0 7 1
pinlabel=CS1_mux
-T 5200 7950 5 8 1 1 0 0 1
+T 5200 4750 5 8 1 1 0 0 1
pinnumber=94
-T 5200 7950 5 8 0 1 0 0 1
+T 5200 4750 5 8 0 1 0 0 1
pinseq=94
-T 5000 7950 9 10 0 1 0 6 1
+T 5000 4750 9 10 0 1 0 6 1
pintype=pas
}
-P 5400 8300 5100 8300 1 0 0
+P 5400 5100 5100 5100 1 0 0
{
-T 5050 8300 9 10 1 1 0 7 1
+T 5050 5100 9 10 1 1 0 7 1
pinlabel=CS1_conf
-T 5200 8350 5 8 1 1 0 0 1
+T 5200 5150 5 8 1 1 0 0 1
pinnumber=95
-T 5200 8350 5 8 0 1 0 0 1
+T 5200 5150 5 8 0 1 0 0 1
pinseq=95
-T 5000 8350 9 10 0 1 0 6 1
+T 5000 5150 9 10 0 1 0 6 1
pintype=pas
}
-P 5400 8700 5100 8700 1 0 0
+P 5400 5500 5100 5500 1 0 0
{
-T 5050 8700 9 10 1 1 0 7 1
+T 5050 5500 9 10 1 1 0 7 1
pinlabel=MULT1
-T 5200 8750 5 8 1 1 0 0 1
+T 5200 5550 5 8 1 1 0 0 1
pinnumber=96
-T 5200 8750 5 8 0 1 0 0 1
+T 5200 5550 5 8 0 1 0 0 1
pinseq=96
-T 5000 8750 9 10 0 1 0 6 1
+T 5000 5550 9 10 0 1 0 6 1
pintype=pas
}
-P 5400 9100 5100 9100 1 0 0
+P 5400 5900 5100 5900 1 0 0
{
-T 5050 9100 9 10 1 1 0 7 1
+T 5050 5900 9 10 1 1 0 7 1
pinlabel=MULT0
-T 5200 9150 5 8 1 1 0 0 1
+T 5200 5950 5 8 1 1 0 0 1
pinnumber=97
-T 5200 9150 5 8 0 1 0 0 1
+T 5200 5950 5 8 0 1 0 0 1
pinseq=97
-T 5000 9150 9 10 0 1 0 6 1
+T 5000 5950 9 10 0 1 0 6 1
pintype=pas
}
-V 5150 7100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 5400 7100 5200 7100 1 0 0
+V 5150 3900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 5400 3900 5200 3900 1 0 0
{
-T 5050 7100 9 10 1 1 0 7 1
+T 5050 3900 9 10 1 1 0 7 1
pinlabel=\_RESET\_
-T 5200 7150 5 8 1 1 0 0 1
+T 5200 3950 5 8 1 1 0 0 1
pinnumber=98
-T 5200 7150 5 8 0 1 0 0 1
+T 5200 3950 5 8 0 1 0 0 1
pinseq=98
-T 5000 7150 9 10 0 1 0 6 1
+T 5000 3950 9 10 0 1 0 6 1
pintype=pas
}
-P 5400 9500 5100 9500 1 0 0
+P 5400 6300 5100 6300 1 0 0
{
-T 5050 9500 9 10 1 1 0 7 1
+T 5050 6300 9 10 1 1 0 7 1
pinlabel=NCO_CLK
-T 5200 9550 5 8 1 1 0 0 1
+T 5200 6350 5 8 1 1 0 0 1
pinnumber=99
-T 5200 9550 5 8 0 1 0 0 1
+T 5200 6350 5 8 0 1 0 0 1
pinseq=99
-T 5000 9550 9 10 0 1 0 6 1
+T 5000 6350 9 10 0 1 0 6 1
pintype=pas
}
-P 0 10700 300 10700 1 0 0
+P 0 7500 300 7500 1 0 0
{
-T 350 10700 9 10 1 1 0 1 1
+T 350 7500 9 10 1 1 0 1 1
pinlabel=INT_SPI
-T 200 10750 5 8 1 1 0 6 1
+T 200 7550 5 8 1 1 0 6 1
pinnumber=100
-T 200 10750 5 8 0 1 0 6 1
+T 200 7550 5 8 0 1 0 6 1
pinseq=100
-T 200 10750 9 10 0 1 0 6 1
+T 200 7550 9 10 0 1 0 6 1
pintype=pas
}
AtoI
Analog
2of5
-refdes=AtoI0
+refdes=AtoI
[top]
v 20060123 1
-B 300 300 3400 4800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+B 300 300 3300 4800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2000 4500 9 10 1 1 0 3 1
AtoI
T 2000 4100 9 10 1 1 0 3 1
T 2000 3700 9 10 1 1 0 3 1
2of5
T 2000 3300 9 10 1 1 0 3 1
-refdes=AtoI0
-P 4000 1900 3700 1900 1 0 0
+refdes=AtoI
+P 3900 1900 3600 1900 1 0 0
{
-T 3650 1900 9 10 1 1 0 7 1
+T 3550 1900 9 10 1 1 0 7 1
pinlabel=mux1_outB
-T 3800 1950 5 8 1 1 0 0 1
+T 3700 1950 5 8 1 1 0 0 1
pinnumber=61
-T 3800 1950 5 8 0 1 0 0 1
+T 3700 1950 5 8 0 1 0 0 1
pinseq=61
-T 3600 1950 9 10 0 1 0 6 1
+T 3500 1950 9 10 0 1 0 6 1
pintype=pas
}
-P 4000 2300 3700 2300 1 0 0
+P 3900 2300 3600 2300 1 0 0
{
-T 3650 2300 9 10 1 1 0 7 1
+T 3550 2300 9 10 1 1 0 7 1
pinlabel=mux1_outA
-T 3800 2350 5 8 1 1 0 0 1
+T 3700 2350 5 8 1 1 0 0 1
pinnumber=62
-T 3800 2350 5 8 0 1 0 0 1
+T 3700 2350 5 8 0 1 0 0 1
pinseq=62
-T 3600 2350 9 10 0 1 0 6 1
+T 3500 2350 9 10 0 1 0 6 1
pintype=pas
}
-P 4000 3100 3700 3100 1 0 0
+P 3900 3100 3600 3100 1 0 0
{
-T 3650 3100 9 10 1 1 0 7 1
+T 3550 3100 9 10 1 1 0 7 1
pinlabel=arb_out1
-T 3800 3150 5 8 1 1 0 0 1
+T 3700 3150 5 8 1 1 0 0 1
pinnumber=63
-T 3800 3150 5 8 0 1 0 0 1
+T 3700 3150 5 8 0 1 0 0 1
pinseq=63
-T 3600 3150 9 10 0 1 0 6 1
+T 3500 3150 9 10 0 1 0 6 1
pintype=pas
}
-P 4000 3500 3700 3500 1 0 0
+P 3900 3500 3600 3500 1 0 0
{
-T 3650 3500 9 10 1 1 0 7 1
+T 3550 3500 9 10 1 1 0 7 1
pinlabel=arb_out0
-T 3800 3550 5 8 1 1 0 0 1
+T 3700 3550 5 8 1 1 0 0 1
pinnumber=64
-T 3800 3550 5 8 0 1 0 0 1
+T 3700 3550 5 8 0 1 0 0 1
pinseq=64
-T 3600 3550 9 10 0 1 0 6 1
+T 3500 3550 9 10 0 1 0 6 1
pintype=pas
}
-P 4000 4300 3700 4300 1 0 0
+P 3900 4300 3600 4300 1 0 0
{
-T 3650 4300 9 10 1 1 0 7 1
+T 3550 4300 9 10 1 1 0 7 1
pinlabel=mux0_outB
-T 3800 4350 5 8 1 1 0 0 1
+T 3700 4350 5 8 1 1 0 0 1
pinnumber=65
-T 3800 4350 5 8 0 1 0 0 1
+T 3700 4350 5 8 0 1 0 0 1
pinseq=65
-T 3600 4350 9 10 0 1 0 6 1
+T 3500 4350 9 10 0 1 0 6 1
pintype=pas
}
-P 4000 4700 3700 4700 1 0 0
+P 3900 4700 3600 4700 1 0 0
{
-T 3650 4700 9 10 1 1 0 7 1
+T 3550 4700 9 10 1 1 0 7 1
pinlabel=mux0_outA
-T 3800 4750 5 8 1 1 0 0 1
+T 3700 4750 5 8 1 1 0 0 1
pinnumber=66
-T 3800 4750 5 8 0 1 0 0 1
+T 3700 4750 5 8 0 1 0 0 1
pinseq=66
-T 3600 4750 9 10 0 1 0 6 1
+T 3500 4750 9 10 0 1 0 6 1
pintype=pas
}
P 0 700 300 700 1 0 0
AtoI
OTA
3of5
-refdes=AtoI0
+refdes=AtoI
[left]
T 2000 2900 9 10 1 1 0 3 1
3of5
T 2000 2500 9 10 1 1 0 3 1
-refdes=AtoI0
+refdes=AtoI
P 3900 3900 3600 3900 1 0 0
{
T 3550 3900 9 10 1 1 0 7 1
AtoI
mb
4of5
-refdes=AtoI0
+refdes=AtoI
[left]
v 20060123 1
-B 300 300 1400 7600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+B 300 300 1300 7600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1000 7300 9 10 1 1 0 3 1
AtoI
T 1000 6900 9 10 1 1 0 3 1
T 1000 6500 9 10 1 1 0 3 1
4of5
T 1000 6100 9 10 1 1 0 3 1
-refdes=AtoI0
+refdes=AtoI
P 0 7500 300 7500 1 0 0
{
T 350 7500 9 10 1 1 0 1 1
T 200 750 9 10 0 1 0 6 1
pintype=pas
}
-P 2000 3900 1700 3900 1 0 0
+P 1900 3900 1600 3900 1 0 0
{
-T 1650 3900 9 10 1 1 0 7 1
+T 1550 3900 9 10 1 1 0 7 1
pinlabel=mb
-T 1800 3950 5 8 1 1 0 0 1
+T 1700 3950 5 8 1 1 0 0 1
pinnumber=51
-T 1800 3950 5 8 0 1 0 0 1
+T 1700 3950 5 8 0 1 0 0 1
pinseq=51
-T 1600 3950 9 10 0 1 0 6 1
+T 1500 3950 9 10 0 1 0 6 1
pintype=pas
}
-P 2000 4300 1700 4300 1 0 0
+P 1900 4300 1600 4300 1 0 0
{
-T 1650 4300 9 10 1 1 0 7 1
+T 1550 4300 9 10 1 1 0 7 1
pinlabel=mb
-T 1800 4350 5 8 1 1 0 0 1
+T 1700 4350 5 8 1 1 0 0 1
pinnumber=52
-T 1800 4350 5 8 0 1 0 0 1
+T 1700 4350 5 8 0 1 0 0 1
pinseq=52
-T 1600 4350 9 10 0 1 0 6 1
+T 1500 4350 9 10 0 1 0 6 1
pintype=pas
}
-P 2000 4700 1700 4700 1 0 0
+P 1900 4700 1600 4700 1 0 0
{
-T 1650 4700 9 10 1 1 0 7 1
+T 1550 4700 9 10 1 1 0 7 1
pinlabel=mb
-T 1800 4750 5 8 1 1 0 0 1
+T 1700 4750 5 8 1 1 0 0 1
pinnumber=53
-T 1800 4750 5 8 0 1 0 0 1
+T 1700 4750 5 8 0 1 0 0 1
pinseq=53
-T 1600 4750 9 10 0 1 0 6 1
+T 1500 4750 9 10 0 1 0 6 1
pintype=pas
}
-P 2000 5100 1700 5100 1 0 0
+P 1900 5100 1600 5100 1 0 0
{
-T 1650 5100 9 10 1 1 0 7 1
+T 1550 5100 9 10 1 1 0 7 1
pinlabel=mb
-T 1800 5150 5 8 1 1 0 0 1
+T 1700 5150 5 8 1 1 0 0 1
pinnumber=54
-T 1800 5150 5 8 0 1 0 0 1
+T 1700 5150 5 8 0 1 0 0 1
pinseq=54
-T 1600 5150 9 10 0 1 0 6 1
+T 1500 5150 9 10 0 1 0 6 1
pintype=pas
}
-P 2000 5500 1700 5500 1 0 0
+P 1900 5500 1600 5500 1 0 0
{
-T 1650 5500 9 10 1 1 0 7 1
+T 1550 5500 9 10 1 1 0 7 1
pinlabel=mb
-T 1800 5550 5 8 1 1 0 0 1
+T 1700 5550 5 8 1 1 0 0 1
pinnumber=55
-T 1800 5550 5 8 0 1 0 0 1
+T 1700 5550 5 8 0 1 0 0 1
pinseq=55
-T 1600 5550 9 10 0 1 0 6 1
+T 1500 5550 9 10 0 1 0 6 1
pintype=pas
}
-P 2000 5900 1700 5900 1 0 0
+P 1900 5900 1600 5900 1 0 0
{
-T 1650 5900 9 10 1 1 0 7 1
+T 1550 5900 9 10 1 1 0 7 1
pinlabel=mb
-T 1800 5950 5 8 1 1 0 0 1
+T 1700 5950 5 8 1 1 0 0 1
pinnumber=56
-T 1800 5950 5 8 0 1 0 0 1
+T 1700 5950 5 8 0 1 0 0 1
pinseq=56
-T 1600 5950 9 10 0 1 0 6 1
+T 1500 5950 9 10 0 1 0 6 1
pintype=pas
}
-P 2000 6300 1700 6300 1 0 0
+P 1900 6300 1600 6300 1 0 0
{
-T 1650 6300 9 10 1 1 0 7 1
+T 1550 6300 9 10 1 1 0 7 1
pinlabel=mb
-T 1800 6350 5 8 1 1 0 0 1
+T 1700 6350 5 8 1 1 0 0 1
pinnumber=57
-T 1800 6350 5 8 0 1 0 0 1
+T 1700 6350 5 8 0 1 0 0 1
pinseq=57
-T 1600 6350 9 10 0 1 0 6 1
+T 1500 6350 9 10 0 1 0 6 1
pintype=pas
}
-P 2000 6700 1700 6700 1 0 0
+P 1900 6700 1600 6700 1 0 0
{
-T 1650 6700 9 10 1 1 0 7 1
+T 1550 6700 9 10 1 1 0 7 1
pinlabel=mb
-T 1800 6750 5 8 1 1 0 0 1
+T 1700 6750 5 8 1 1 0 0 1
pinnumber=58
-T 1800 6750 5 8 0 1 0 0 1
+T 1700 6750 5 8 0 1 0 0 1
pinseq=58
-T 1600 6750 9 10 0 1 0 6 1
+T 1500 6750 9 10 0 1 0 6 1
pintype=pas
}
-P 2000 7100 1700 7100 1 0 0
+P 1900 7100 1600 7100 1 0 0
{
-T 1650 7100 9 10 1 1 0 7 1
+T 1550 7100 9 10 1 1 0 7 1
pinlabel=mb
-T 1800 7150 5 8 1 1 0 0 1
+T 1700 7150 5 8 1 1 0 0 1
pinnumber=59
-T 1800 7150 5 8 0 1 0 0 1
+T 1700 7150 5 8 0 1 0 0 1
pinseq=59
-T 1600 7150 9 10 0 1 0 6 1
+T 1500 7150 9 10 0 1 0 6 1
pintype=pas
}
-P 2000 7500 1700 7500 1 0 0
+P 1900 7500 1600 7500 1 0 0
{
-T 1650 7500 9 10 1 1 0 7 1
+T 1550 7500 9 10 1 1 0 7 1
pinlabel=mb
-T 1800 7550 5 8 1 1 0 0 1
+T 1700 7550 5 8 1 1 0 0 1
pinnumber=60
-T 1800 7550 5 8 0 1 0 0 1
+T 1700 7550 5 8 0 1 0 0 1
pinseq=60
-T 1600 7550 9 10 0 1 0 6 1
+T 1500 7550 9 10 0 1 0 6 1
pintype=pas
}
AtoI
Digital power
5of5
-refdes=AtoI0
+refdes=AtoI
[left]
T 1700 2500 9 10 1 1 0 3 1
5of5
T 1700 2100 9 10 1 1 0 3 1
-refdes=AtoI0
+refdes=AtoI
P 0 2300 300 2300 1 0 0
{
T 350 2300 9 10 1 1 0 1 1