From: Dan White <dan@whiteaudio.com>
Date: Sat, 28 Jan 2012 04:57:22 +0000 (-0600)
Subject: WIP
X-Git-Tag: calibrations~315
X-Git-Url: http://git.whiteaudio.com/gitweb/?a=commitdiff_plain;h=8dcc46a44335e8edcfc9278eed88724366d59168;p=430.git

WIP
---

diff --git a/sch-pcb/devboard/atoi-1.sch b/sch-pcb/devboard/atoi-1.sch
index 1ac00e9..a9179d2 100644
--- a/sch-pcb/devboard/atoi-1.sch
+++ b/sch-pcb/devboard/atoi-1.sch
@@ -1,319 +1,70 @@
 v 20111231 2
-C 56800 48400 1 0 0 ads8201-1.sym
+C 40000 40000 0 0 0 title-wa-85x110.sym
 {
-T 59700 53200 5 10 0 0 0 0 1
-footprint=QFN_24N__TI
-T 58400 51600 5 10 1 1 0 3 1
-refdes=U?
-}
-N 58600 53200 58600 54200 4
-{
-T 58600 53300 5 10 1 1 90 0 1
-netname=ADC0_IN0
-}
-N 58200 53200 58200 54200 4
-{
-T 58200 53300 5 10 1 1 90 0 1
-netname=ADC0_IN1
-}
-N 57800 53200 57800 54200 4
-{
-T 57800 53300 5 10 1 1 90 0 1
-netname=ADC0_IN2
-}
-N 57400 53200 57400 54200 4
-{
-T 57400 53300 5 10 1 1 90 0 1
-netname=ADC0_IN3
-}
-N 55800 51800 56800 51800 4
-{
-T 55900 51800 5 10 1 1 0 0 1
-netname=ADC0_IN4
-}
-N 55800 51400 56800 51400 4
-{
-T 55900 51400 5 10 1 1 0 0 1
-netname=ADC0_IN5
-}
-N 55800 51000 56800 51000 4
-{
-T 55900 51000 5 10 1 1 0 0 1
-netname=ADC0_IN6
-}
-N 55800 50600 56800 50600 4
-{
-T 55900 50600 5 10 1 1 0 0 1
-netname=ADC0_IN7
-}
-C 52000 53300 1 0 0 EMBEDDEDdac8568-1.sym
-[
-B 52300 53600 2300 4500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-V 52250 57200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 52000 57200 52200 57200 1 0 0
-{
-T 52350 57200 9 10 1 1 0 1 1
-pinlabel=\_LDAC\_
-T 52200 57250 5 8 1 1 0 6 1
-pinnumber=1
-T 52200 57250 5 8 0 1 0 6 1
-pinseq=1
-T 52200 57250 9 10 0 1 0 6 1
-pintype=in
-}
-V 52250 56800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 52000 56800 52200 56800 1 0 0
-{
-T 52350 56800 9 10 1 1 0 1 1
-pinlabel=\_SYNC\_
-T 52200 56850 5 8 1 1 0 6 1
-pinnumber=2
-T 52200 56850 5 8 0 1 0 6 1
-pinseq=2
-T 52200 56850 9 10 0 1 0 6 1
-pintype=in
-}
-P 53500 58400 53500 58100 1 0 0
-{
-T 53500 58050 9 10 1 1 90 7 1
-pinlabel=AVDD
-T 53550 58150 5 8 1 1 0 0 1
-pinnumber=3
-T 53550 58150 5 8 0 1 0 0 1
-pinseq=3
-T 53400 53350 9 10 0 1 0 6 1
-pintype=pwr
-}
-P 52000 56000 52300 56000 1 0 0
-{
-T 52350 56000 9 10 1 1 0 1 1
-pinlabel=Vout0
-T 52200 56050 5 8 1 1 0 6 1
-pinnumber=4
-T 52200 56050 5 8 0 1 0 6 1
-pinseq=4
-T 52200 56050 9 10 0 1 0 6 1
-pintype=out
-}
-P 52000 55600 52300 55600 1 0 0
-{
-T 52350 55600 9 10 1 1 0 1 1
-pinlabel=Vout2
-T 52200 55650 5 8 1 1 0 6 1
-pinnumber=5
-T 52200 55650 5 8 0 1 0 6 1
-pinseq=5
-T 52200 55650 9 10 0 1 0 6 1
-pintype=out
-}
-P 52000 55200 52300 55200 1 0 0
-{
-T 52350 55200 9 10 1 1 0 1 1
-pinlabel=Vout4
-T 52200 55250 5 8 1 1 0 6 1
-pinnumber=6
-T 52200 55250 5 8 0 1 0 6 1
-pinseq=6
-T 52200 55250 9 10 0 1 0 6 1
-pintype=out
-}
-P 52000 54800 52300 54800 1 0 0
-{
-T 52350 54800 9 10 1 1 0 1 1
-pinlabel=Vout6
-T 52200 54850 5 8 1 1 0 6 1
-pinnumber=7
-T 52200 54850 5 8 0 1 0 6 1
-pinseq=7
-T 52200 54850 9 10 0 1 0 6 1
-pintype=out
-}
-P 52000 54000 52300 54000 1 0 0
-{
-T 52350 54000 9 10 1 1 0 1 1
-pinlabel=Vref
-T 52200 54050 5 8 1 1 0 6 1
-pinnumber=8
-T 52200 54050 5 8 0 1 0 6 1
-pinseq=8
-T 52200 54050 9 10 0 1 0 6 1
-pintype=out
-}
-V 54650 54000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 54900 54000 54700 54000 1 0 0
-{
-T 54550 54000 9 10 1 1 0 7 1
-pinlabel=\_CLR\_
-T 54700 54050 5 8 1 1 0 0 1
-pinnumber=9
-T 54700 54050 5 8 0 1 0 0 1
-pinseq=9
-T 54500 54050 9 10 0 1 0 6 1
-pintype=in
-}
-P 54900 54800 54600 54800 1 0 0
-{
-T 54550 54800 9 10 1 1 0 7 1
-pinlabel=Vout7
-T 54700 54850 5 8 1 1 0 0 1
-pinnumber=10
-T 54700 54850 5 8 0 1 0 0 1
-pinseq=10
-T 54500 54850 9 10 0 1 0 6 1
-pintype=out
-}
-P 54900 55200 54600 55200 1 0 0
-{
-T 54550 55200 9 10 1 1 0 7 1
-pinlabel=Vout5
-T 54700 55250 5 8 1 1 0 0 1
-pinnumber=11
-T 54700 55250 5 8 0 1 0 0 1
-pinseq=11
-T 54500 55250 9 10 0 1 0 6 1
-pintype=out
-}
-P 54900 55600 54600 55600 1 0 0
-{
-T 54550 55600 9 10 1 1 0 7 1
-pinlabel=Vout3
-T 54700 55650 5 8 1 1 0 0 1
-pinnumber=12
-T 54700 55650 5 8 0 1 0 0 1
-pinseq=12
-T 54500 55650 9 10 0 1 0 6 1
-pintype=out
-}
-P 54900 56000 54600 56000 1 0 0
-{
-T 54550 56000 9 10 1 1 0 7 1
-pinlabel=Vout1
-T 54700 56050 5 8 1 1 0 0 1
-pinnumber=13
-T 54700 56050 5 8 0 1 0 0 1
-pinseq=13
-T 54500 56050 9 10 0 1 0 6 1
-pintype=out
-}
-P 53500 53300 53500 53600 1 0 0
-{
-T 53500 53650 9 10 1 1 90 1 1
-pinlabel=GND
-T 53550 53550 5 8 1 1 0 2 1
-pinnumber=14
-T 53550 53550 5 8 0 1 0 2 1
-pinseq=14
-T 53400 53750 9 10 0 1 0 6 1
-pintype=pwr
-}
-P 54900 56800 54600 56800 1 0 0
-{
-T 54550 56800 9 10 1 1 0 7 1
-pinlabel=DIN
-T 54700 56850 5 8 1 1 0 0 1
-pinnumber=15
-T 54700 56850 5 8 0 1 0 0 1
-pinseq=15
-T 54500 56850 9 10 0 1 0 6 1
-pintype=in
-}
-P 54900 57200 54600 57200 1 0 0
-{
-T 54550 57200 9 10 1 1 0 7 1
-pinlabel=SCLK
-T 54700 57250 5 8 1 1 0 0 1
-pinnumber=16
-T 54700 57250 5 8 0 1 0 0 1
-pinseq=16
-T 54500 57250 9 10 0 1 0 6 1
-pintype=in
-}
-T 54600 58200 9 10 0 0 0 0 1
-document=dac8586.pdf
-T 54600 58400 9 10 0 0 0 0 1
-footprint=TSSOP_16N__TI
-T 53500 57000 9 10 0 1 0 3 1
-refdes=U?
-T 53500 56600 9 10 1 1 0 3 1
-DAC8568
-]
-{
-T 54500 51300 5 10 0 0 0 0 1
-footprint=TSSOP_16N__TI
-T 53500 57000 5 10 1 1 0 3 1
-refdes=U200
-}
-N 52000 56000 51100 56000 4
-{
-T 51200 56000 5 10 1 1 0 0 1
-netname=DAC0_0
-}
-C 53300 58400 1 0 0 generic-power.sym
-{
-T 53500 58650 5 10 1 1 0 3 1
-net=AVdd_dev:1
-}
-C 53400 53000 1 0 0 gnd-1.sym
-{
-T 53300 52850 5 10 1 1 0 0 1
-net=AVSS:1
-}
-N 52000 55600 51100 55600 4
-{
-T 51200 55600 5 10 1 1 0 0 1
-netname=DAC0_2
-}
-N 52000 55200 51100 55200 4
-{
-T 51200 55200 5 10 1 1 0 0 1
-netname=DAC0_4
-}
-N 52000 54800 51100 54800 4
-{
-T 51200 54800 5 10 1 1 0 0 1
-netname=DAC0_06
-}
-N 55800 56000 54900 56000 4
-{
-T 55100 56000 5 10 1 1 0 0 1
-netname=DAC0_1
-}
-N 55800 55600 54900 55600 4
-{
-T 55100 55600 5 10 1 1 0 0 1
-netname=DAC0_3
-}
-N 55800 55200 54900 55200 4
-{
-T 55100 55200 5 10 1 1 0 0 1
-netname=DAC0_5
-}
-N 55800 54800 54900 54800 4
-{
-T 55100 54800 5 10 1 1 0 0 1
-netname=DAC0_7
-}
-C 44100 46400 0 0 0 title-wa-85x110.sym
-{
-T 54000 47000 15 10 1 1 0 0 1
+T 49900 40600 5 10 1 1 0 0 1
 date=---
-T 57800 47000 15 10 1 1 0 0 1
+T 53700 40600 5 10 1 1 0 0 1
 rev=---
-T 57800 46700 15 10 1 1 0 0 1
+T 53700 40300 5 10 1 1 0 0 1
 auth=DJW
-T 54000 47300 15 8 1 1 0 0 1
+T 49900 40900 5 8 1 1 0 0 1
 fname=$Id: $
-T 54000 47700 15 14 1 1 0 0 1
-title=TITLE
-T 54700 46700 15 10 1 1 0 6 1
+T 49900 41300 5 14 1 1 0 0 1
+title=AtoI - NS430
+T 50600 40300 5 10 1 1 0 6 1
 pagenum=1
-T 56200 46700 15 10 1 1 0 6 1
-pageof=1
+T 52100 40300 5 10 1 1 0 6 1
+pageof=??
 }
-C 45100 47400 1 0 0 wb430-1.sym
+C 43900 40200 1 0 0 wb430-1.sym
 {
-T 47800 56300 5 10 1 1 0 3 1
+T 46600 49100 5 10 1 1 0 3 1
 refdes=AtoI0
-T 47800 55900 5 10 1 1 0 3 1
+T 46600 48700 5 10 1 1 0 3 1
 footprint=SEMPAC_12x12_100A.fp
 }
+C 41100 41800 1 0 0 m25pe80-1.sym
+{
+T 42800 45200 5 10 0 0 0 0 1
+footprint=SO8
+T 42100 44300 5 10 1 1 0 3 1
+refdes=U100
+}
+N 43100 44500 43900 44500 4
+N 43900 44100 43200 44100 4
+N 43200 44100 43200 45600 4
+N 43200 45600 40800 45600 4
+N 40800 45600 40800 44500 4
+N 41100 43700 40600 43700 4
+N 40600 43700 40600 45800 4
+N 40600 45800 43400 45800 4
+N 43400 45800 43400 44900 4
+N 43400 44900 43900 44900 4
+N 43900 45300 43600 45300 4
+N 43600 45300 43600 46000 4
+N 43600 46000 40400 46000 4
+N 40400 46000 40400 43300 4
+N 40400 43300 41100 43300 4
+N 41100 44500 40800 44500 4
+C 41200 40900 1 0 0 crystal-1.sym
+{
+T 41400 41400 5 10 0 0 0 0 1
+device=CRYSTAL
+T 41400 41200 5 10 1 1 0 0 1
+refdes=U?
+T 41400 41600 5 10 0 0 0 0 1
+symversion=0.1
+T 41800 41000 5 10 0 0 0 0 1
+footprint=XXX
+}
+C 41800 40600 1 0 0 crystal-1.sym
+{
+T 42000 41100 5 10 0 0 0 0 1
+device=CRYSTAL
+T 42000 40900 5 10 1 1 0 0 1
+refdes=U?
+T 42000 41300 5 10 0 0 0 0 1
+symversion=0.1
+T 42400 40700 5 10 0 0 0 0 1
+footprint=XXX
+}
diff --git a/sch-pcb/devboard/atoi-6.sch b/sch-pcb/devboard/atoi-6.sch
new file mode 100644
index 0000000..b0a3907
--- /dev/null
+++ b/sch-pcb/devboard/atoi-6.sch
@@ -0,0 +1,380 @@
+v 20111231 2
+C 40000 40000 0 0 0 title-wa-85x110.sym
+{
+T 49900 40600 5 10 1 1 0 0 1
+date=---
+T 53700 40600 5 10 1 1 0 0 1
+rev=---
+T 53700 40300 5 10 1 1 0 0 1
+auth=DJW
+T 49900 40900 5 8 1 1 0 0 1
+fname=$Id: $
+T 49900 41300 5 14 1 1 0 0 1
+title=AtoI - ADC / DAC
+T 50600 40300 5 10 1 1 0 6 1
+pagenum=1
+T 52100 40300 5 10 1 1 0 6 1
+pageof=1
+}
+C 42300 44600 1 0 0 ads8201-1.sym
+{
+T 45200 49400 5 10 0 0 0 0 1
+footprint=QFN_24N__TI
+T 43900 47800 5 10 1 1 0 3 1
+refdes=U?
+}
+N 40400 49600 41700 49600 4
+{
+T 40500 49600 5 10 1 1 0 0 1
+netname=ADC0_IN0
+}
+N 40400 49200 41900 49200 4
+{
+T 40500 49200 5 10 1 1 0 0 1
+netname=ADC0_IN1
+}
+N 40400 48800 42100 48800 4
+{
+T 40500 48800 5 10 1 1 0 0 1
+netname=ADC0_IN2
+}
+N 40400 48400 42300 48400 4
+{
+T 40500 48400 5 10 1 1 0 0 1
+netname=ADC0_IN3
+}
+N 40400 48000 42300 48000 4
+{
+T 40500 48000 5 10 1 1 0 0 1
+netname=ADC0_IN4
+}
+N 40400 47600 42300 47600 4
+{
+T 40500 47600 5 10 1 1 0 0 1
+netname=ADC0_IN5
+}
+N 40400 47200 42300 47200 4
+{
+T 40500 47200 5 10 1 1 0 0 1
+netname=ADC0_IN6
+}
+N 40400 46800 42300 46800 4
+{
+T 40500 46800 5 10 1 1 0 0 1
+netname=ADC0_IN7
+}
+C 50300 44300 1 0 0 EMBEDDEDdac8568-1.sym
+[
+B 50600 44600 2300 4500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+V 50550 48200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 50300 48200 50500 48200 1 0 0
+{
+T 50650 48200 9 10 1 1 0 1 1
+pinlabel=\_LDAC\_
+T 50500 48250 5 8 1 1 0 6 1
+pinnumber=1
+T 50500 48250 5 8 0 1 0 6 1
+pinseq=1
+T 50500 48250 9 10 0 1 0 6 1
+pintype=in
+}
+V 50550 47800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 50300 47800 50500 47800 1 0 0
+{
+T 50650 47800 9 10 1 1 0 1 1
+pinlabel=\_SYNC\_
+T 50500 47850 5 8 1 1 0 6 1
+pinnumber=2
+T 50500 47850 5 8 0 1 0 6 1
+pinseq=2
+T 50500 47850 9 10 0 1 0 6 1
+pintype=in
+}
+P 51800 49400 51800 49100 1 0 0
+{
+T 51800 49050 9 10 1 1 90 7 1
+pinlabel=AVDD
+T 51850 49150 5 8 1 1 0 0 1
+pinnumber=3
+T 51850 49150 5 8 0 1 0 0 1
+pinseq=3
+T 51700 44350 9 10 0 1 0 6 1
+pintype=pwr
+}
+P 50300 47000 50600 47000 1 0 0
+{
+T 50650 47000 9 10 1 1 0 1 1
+pinlabel=Vout0
+T 50500 47050 5 8 1 1 0 6 1
+pinnumber=4
+T 50500 47050 5 8 0 1 0 6 1
+pinseq=4
+T 50500 47050 9 10 0 1 0 6 1
+pintype=out
+}
+P 50300 46600 50600 46600 1 0 0
+{
+T 50650 46600 9 10 1 1 0 1 1
+pinlabel=Vout2
+T 50500 46650 5 8 1 1 0 6 1
+pinnumber=5
+T 50500 46650 5 8 0 1 0 6 1
+pinseq=5
+T 50500 46650 9 10 0 1 0 6 1
+pintype=out
+}
+P 50300 46200 50600 46200 1 0 0
+{
+T 50650 46200 9 10 1 1 0 1 1
+pinlabel=Vout4
+T 50500 46250 5 8 1 1 0 6 1
+pinnumber=6
+T 50500 46250 5 8 0 1 0 6 1
+pinseq=6
+T 50500 46250 9 10 0 1 0 6 1
+pintype=out
+}
+P 50300 45800 50600 45800 1 0 0
+{
+T 50650 45800 9 10 1 1 0 1 1
+pinlabel=Vout6
+T 50500 45850 5 8 1 1 0 6 1
+pinnumber=7
+T 50500 45850 5 8 0 1 0 6 1
+pinseq=7
+T 50500 45850 9 10 0 1 0 6 1
+pintype=out
+}
+P 50300 45000 50600 45000 1 0 0
+{
+T 50650 45000 9 10 1 1 0 1 1
+pinlabel=Vref
+T 50500 45050 5 8 1 1 0 6 1
+pinnumber=8
+T 50500 45050 5 8 0 1 0 6 1
+pinseq=8
+T 50500 45050 9 10 0 1 0 6 1
+pintype=out
+}
+V 52950 45000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 53200 45000 53000 45000 1 0 0
+{
+T 52850 45000 9 10 1 1 0 7 1
+pinlabel=\_CLR\_
+T 53000 45050 5 8 1 1 0 0 1
+pinnumber=9
+T 53000 45050 5 8 0 1 0 0 1
+pinseq=9
+T 52800 45050 9 10 0 1 0 6 1
+pintype=in
+}
+P 53200 45800 52900 45800 1 0 0
+{
+T 52850 45800 9 10 1 1 0 7 1
+pinlabel=Vout7
+T 53000 45850 5 8 1 1 0 0 1
+pinnumber=10
+T 53000 45850 5 8 0 1 0 0 1
+pinseq=10
+T 52800 45850 9 10 0 1 0 6 1
+pintype=out
+}
+P 53200 46200 52900 46200 1 0 0
+{
+T 52850 46200 9 10 1 1 0 7 1
+pinlabel=Vout5
+T 53000 46250 5 8 1 1 0 0 1
+pinnumber=11
+T 53000 46250 5 8 0 1 0 0 1
+pinseq=11
+T 52800 46250 9 10 0 1 0 6 1
+pintype=out
+}
+P 53200 46600 52900 46600 1 0 0
+{
+T 52850 46600 9 10 1 1 0 7 1
+pinlabel=Vout3
+T 53000 46650 5 8 1 1 0 0 1
+pinnumber=12
+T 53000 46650 5 8 0 1 0 0 1
+pinseq=12
+T 52800 46650 9 10 0 1 0 6 1
+pintype=out
+}
+P 53200 47000 52900 47000 1 0 0
+{
+T 52850 47000 9 10 1 1 0 7 1
+pinlabel=Vout1
+T 53000 47050 5 8 1 1 0 0 1
+pinnumber=13
+T 53000 47050 5 8 0 1 0 0 1
+pinseq=13
+T 52800 47050 9 10 0 1 0 6 1
+pintype=out
+}
+P 51800 44300 51800 44600 1 0 0
+{
+T 51800 44650 9 10 1 1 90 1 1
+pinlabel=GND
+T 51850 44550 5 8 1 1 0 2 1
+pinnumber=14
+T 51850 44550 5 8 0 1 0 2 1
+pinseq=14
+T 51700 44750 9 10 0 1 0 6 1
+pintype=pwr
+}
+P 53200 47800 52900 47800 1 0 0
+{
+T 52850 47800 9 10 1 1 0 7 1
+pinlabel=DIN
+T 53000 47850 5 8 1 1 0 0 1
+pinnumber=15
+T 53000 47850 5 8 0 1 0 0 1
+pinseq=15
+T 52800 47850 9 10 0 1 0 6 1
+pintype=in
+}
+P 53200 48200 52900 48200 1 0 0
+{
+T 52850 48200 9 10 1 1 0 7 1
+pinlabel=SCLK
+T 53000 48250 5 8 1 1 0 0 1
+pinnumber=16
+T 53000 48250 5 8 0 1 0 0 1
+pinseq=16
+T 52800 48250 9 10 0 1 0 6 1
+pintype=in
+}
+T 52900 49200 9 10 0 0 0 0 1
+document=dac8586.pdf
+T 52900 49400 9 10 0 0 0 0 1
+footprint=TSSOP_16N__TI
+T 51800 48000 9 10 0 1 0 3 1
+refdes=U?
+T 51800 47600 9 10 1 1 0 3 1
+DAC8568
+]
+{
+T 52800 42300 5 10 0 0 0 0 1
+footprint=TSSOP_16N__TI
+T 51800 48000 5 10 1 1 0 3 1
+refdes=U200
+}
+N 50300 47000 49400 47000 4
+{
+T 49500 47000 5 10 1 1 0 0 1
+netname=DAC0_0
+}
+C 51600 49400 1 0 0 generic-power.sym
+{
+T 51800 49650 5 10 1 1 0 3 1
+net=AVdd_dev:1
+}
+C 51700 44000 1 0 0 gnd-1.sym
+{
+T 51600 43850 5 10 1 1 0 0 1
+net=AVSS:1
+}
+N 50300 46600 49400 46600 4
+{
+T 49500 46600 5 10 1 1 0 0 1
+netname=DAC0_2
+}
+N 50300 46200 49400 46200 4
+{
+T 49500 46200 5 10 1 1 0 0 1
+netname=DAC0_4
+}
+N 50300 45800 49400 45800 4
+{
+T 49500 45800 5 10 1 1 0 0 1
+netname=DAC0_06
+}
+N 54100 47000 53200 47000 4
+{
+T 53400 47000 5 10 1 1 0 0 1
+netname=DAC0_1
+}
+N 54100 46600 53200 46600 4
+{
+T 53400 46600 5 10 1 1 0 0 1
+netname=DAC0_3
+}
+N 54100 46200 53200 46200 4
+{
+T 53400 46200 5 10 1 1 0 0 1
+netname=DAC0_5
+}
+N 54100 45800 53200 45800 4
+{
+T 53400 45800 5 10 1 1 0 0 1
+netname=DAC0_7
+}
+C 40500 46700 1 0 0 flag-2.sym
+C 40500 47100 1 0 0 flag-2.sym
+C 40500 47500 1 0 0 flag-2.sym
+C 40500 47900 1 0 0 flag-2.sym
+C 40500 48300 1 0 0 flag-2.sym
+C 40500 48700 1 0 0 flag-2.sym
+C 40500 49100 1 0 0 flag-2.sym
+C 40500 49500 1 0 0 flag-2.sym
+N 42300 48400 42300 49600 4
+N 42300 49600 42900 49600 4
+N 42900 49600 42900 49400 4
+N 42100 48800 42100 49800 4
+N 42100 49800 43300 49800 4
+N 43300 49800 43300 49400 4
+N 41900 49200 41900 50000 4
+N 41900 50000 43700 50000 4
+N 43700 50000 43700 49400 4
+N 41700 49600 41700 50200 4
+N 41700 50200 44100 50200 4
+N 44100 50200 44100 49400 4
+N 56600 49500 55400 49500 4
+{
+T 55800 49500 5 10 1 1 0 0 1
+netname=DAC0_0
+}
+C 55700 49400 1 0 0 flag-2.sym
+N 56600 49100 55400 49100 4
+{
+T 55800 49100 5 10 1 1 0 0 1
+netname=DAC0_1
+}
+C 55700 49000 1 0 0 flag-2.sym
+N 56600 48700 55400 48700 4
+{
+T 55800 48700 5 10 1 1 0 0 1
+netname=DAC0_2
+}
+C 55700 48600 1 0 0 flag-2.sym
+N 56600 48300 55400 48300 4
+{
+T 55800 48300 5 10 1 1 0 0 1
+netname=DAC0_3
+}
+C 55700 48200 1 0 0 flag-2.sym
+N 56600 47900 55400 47900 4
+{
+T 55800 47900 5 10 1 1 0 0 1
+netname=DAC0_4
+}
+C 55700 47800 1 0 0 flag-2.sym
+N 56600 47500 55400 47500 4
+{
+T 55800 47500 5 10 1 1 0 0 1
+netname=DAC0_5
+}
+C 55700 47400 1 0 0 flag-2.sym
+N 56600 47100 55400 47100 4
+{
+T 55800 47100 5 10 1 1 0 0 1
+netname=DAC0_6
+}
+C 55700 47000 1 0 0 flag-2.sym
+N 56600 46700 55400 46700 4
+{
+T 55800 46700 5 10 1 1 0 0 1
+netname=DAC0_7
+}
+C 55700 46600 1 0 0 flag-2.sym